Gate-to-source monitoring of power switches during runtime

US11545969B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-11545969-B1
Application numberUS-202117479809-A
CountryUS
Kind codeB1
Filing dateSep 20, 2021
Priority dateSep 20, 2021
Publication dateJan 3, 2023
Grant dateJan 3, 2023

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A driver circuit may be configured to control a power switch. The driver circuit may comprise an output pin configured to deliver signals to a gate of the power switch to control an ON/OFF state of the power switch, and a comparator configured to compare a gate-to-source voltage of the power switch to a first threshold when the power switch is ON and to compare the gate-to-source voltage of the power switch to a second threshold when the power switch is OFF.

First claim

Opening claim text (preview).

The invention claimed is: 1. A driver circuit configured to control a power switch, the driver circuit comprising: an output pin configured to deliver signals to a gate of the power switch to control an ON/OFF state of the power switch; and a comparator configured to compare a gate-to-source voltage of the power switch to a first threshold when the power switch is ON and to compare the gate-to-source voltage of the power switch to a second threshold when the power switch is OFF, wherein an absence of a logic signal from the comparator during a switching cycle of the power switch indicates a fault associated with the comparator. 2. The driver circuit of claim 1 , wherein the comparator is configurable with either the first threshold or the second threshold based on one or more control signals from a control unit. 3. The driver circuit of claim 1 , wherein the comparator is configured to output a first logic signal in response to the gate-to-source voltage being greater than the first threshold when the power switch is ON and to output a second logic signal in response to the gate-to-source voltage being less than the second threshold when the power switch is OFF. 4. The driver circuit of claim 1 , wherein the comparator is configured by the driver circuit based on control signals from a control unit to define a first polarity when the power switch is ON and to define a second polarity when the power switch is OFF, wherein the first polarity is different than the second polarity. 5. A driver circuit configured to control a high-side power switch and a low-side power switch arranged in a half-bridge, the driver circuit comprising: a first output pin configured to deliver high-side signals to a gate of the high-side power switch to control an ON/OFF state of the high-side power switch; a second output pin configured to deliver low-side signals to a gate of the low-side power switch to control an ON/OFF state of the low-side power switch; a first comparator configured to compare a gate-to-source voltage of the high-side power switch to a first threshold when the high-side power switch is ON and to compare the gate-to-source voltage of the high-side power switch to a second threshold when the high-side power switch is OFF; and a second comparator configured to compare a gate-to-source voltage of the low-side power switch to the first threshold when the low-side power switch is ON and to compare the gate-to-source voltage of the low-side power switch to the second threshold when the low-side power switch is OFF, wherein an absence of a first logic signal or a second logic signal from the first comparator during a switching cycle indicates a fault associated with the first comparator and wherein an absence of a third logic signal or a fourth logic signal from the second comparator during the switching cycle indicates a fault associated with the second comparator. 6. The driver circuit of claim 5 , wherein the first and second comparators are each configurable with either the first threshold or the second threshold based on one or more control signals from a control unit. 7. The driver circuit of claim 5 , wherein the first comparator is configured to output the first logic signal in response to the gate-to-source voltage of the high-side power switch being greater than the first threshold when the high-side power switch is ON and to output h second logic signal in response to the gate-to-source voltage of the high-side power switch being less than the second threshold when the high-side power switch is OFF, and wherein the second comparator is configured to output the third logic signal in response to the gate-to-source voltage of the low-side power switch being greater than the first threshold when the low-side power switch is ON and to output h fourth logic signal in response to the gate-to-source voltage of the low-side power switch being less than the second threshold when the low-side power switch is OFF. 8. The driver circuit of claim 5 , wherein the driver circuit is configured to turn the high-side power switch and the low-side power switch ON and OFF in a complementary fashion, wherein the first comparator is configured by the driver circuit based on control signals from a control unit to define a first polarity when the high-side power switch is ON and to define a second polarity when the high-side power switch is OFF, wherein the first polarity is different than the second polarity, and wherein the second comparator is configured by the driver circuit based on control signals from the control unit to define the first polarity when the low-side power switch is ON and to define the second polarity when the low-side power switch is OFF. 9. The driver circuit of claim 5 , further comprising a plurality of driver circuits configured to control a plurality of half-bridges. 10. The driver circuit of claim 9 , wherein the plurality of half-bridges is configured to control a multi-phase electric motor. 11. A system comprising: a control unit; and a driver circuit configured to receive control signals from the control unit and to control a half-bridge based on the control signals, wherein the half-bridge includes a high-side power switch and a low-side power switch, the driver circuit comprising: a first output pin configured to deliver high-side signals to a gate of the high-side power switch to control an ON/OFF state of the high-side power switch; a second output pin configured to deliver low-side signals to a gate of the low-side power switch to control an ON/OFF state of the low-side power switch; a first comparator configured to compare a gate-to-source voltage of the high-side power switch to a first threshold when the high-side power switch is ON and to compare the gate-to-source voltage of the high-side power switch to a second threshold when the high-side power switch is OFF; and a second comparator configured to compare a gate-to-source voltage of the low-side power switch to the first threshold when the low-side power switch is ON and to compare the gate-to-source voltage of the low-side power switch to the second threshold when the low-side power switch is OFF, wherein an absence of an expected logic signal from either the first comparator or the second comparator during a switching cycle indicates a fault. 12. The system of claim 11 , further comprising the high-side power switch and the low-side power switch. 13. The system of claim 11 , wherein the control unit is configured to disable the half-bridge in response to the fault. 14. The system of claim 11 , wherein the control unit is configured to issue a maintenance alert for the system in response to the fault. 15. The system of claim 11 , further comprising a plurality of driver circuits configured to control a plurality of half-bridges, wherein the plurality of half-bridges is configured to control a multi-phase electric motor. 16. The system of claim 15 , further comprising the multi-phase electric motor. 17. A method of controlling a power switch, the method comprising: delivering signals to a gate of the power switch to control an ON/OFF state of the power switch; receiving a first threshold from a control unit to configure a comparator; comparing, via the comparator, a gate-to-source voltage of the power switch to the first threshold when the power switch is ON; receiving a second threshold from the control unit to configure the comparator, wherein the second threshold is different than the first threshold; and comparing, via the comparator, the gate-to-source voltage of the power switch to t

Assignees

Inventors

Classifications

  • Maximizing the OFF-resistance instead of minimizing the ON-resistance · CPC title

  • Power supply means, e.g. to the switch driver · CPC title

  • the control circuit comprising active elements different from those used in the output circuit · CPC title

  • H03K17/063Primary

    in field-effect transistor switches · CPC title

  • in field-effect transistor switches · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11545969B1 cover?
A driver circuit may be configured to control a power switch. The driver circuit may comprise an output pin configured to deliver signals to a gate of the power switch to control an ON/OFF state of the power switch, and a comparator configured to compare a gate-to-source voltage of the power switch to a first threshold when the power switch is ON and to compare the gate-to-source voltage of the…
Who is the assignee on this patent?
Infineon Technologies Ag
What technology area does this patent fall under?
Primary CPC classification H03K17/063. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 03 2023 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).