Methods and apparatus for spectrum utilization coordination between wireline backhaul and wireless systems
US-2022053491-A1 · Feb 17, 2022 · US
US11528521B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11528521-B2 |
| Application number | US-202117538878-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 30, 2021 |
| Priority date | Dec 1, 2020 |
| Publication date | Dec 13, 2022 |
| Grant date | Dec 13, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Systems and methods for providing timing information from a R-MACHPHY device to a video core while the R-MACPHY device receives video data from the video core while operating in asynchronous mode. In some embodiments, the R-MACPHY device may alternately and selectively configure its mode of operation to alternate between synchronous mode and asynchronous mode, and provide the timing information to the video core when it switches to asynchronous mode.
Opening claim text (preview).
The invention claimed is: 1. A remote MACPHY (R-MACPHY) device comprising: a clock and a dejitter buffer receiving video packets from a video core; at least one module capable of adjusting video packets received from the dejitter buffer, adjustment varying based on whether the R-MACPHY device is configured to operate in sync mode or async mode; where the clock is configurable to selectively output timing information to another device, selection to output timing information to another device configured to selectively occur when the R-MACPHY device operates in async mode. 2. The device of claim 1 where the at least one module selectively drops packets received from the dejitter buffer in async mode. 3. The device of claim 1 where the at least one module selectively re-stamps Program Clock Reference (PCR) values to the packets in async mode. 4. The device of claim 3 configured to selectively use an offset value to restamp the PCR values. 5. The device of claim 1 where the other device is the video core. 6. The device of claim 1 where the other device is a provisioning server. 7. A video core comprising: a video streamer configured to send video packets to at least one remote device, including a first device; a clock having a first input configured to receive synchronization information from the first device, and use the synchronization information to regulate a rate at which the video streamer sends the plurality of packets to the at least one remote device; where the core is free from sending the synchronization information to the at least one remote device and where the video packets include PCRs and the video streamer is configured to send an offset value associated with the PCRs. 8. The video core of claim 7 configured to select synchronization information from the first device from among synchronization information received from a plurality of the remote devices that are not synced. 9. The video core of claim 7 configured to receive information from a selected one of a plurality of the remote devices that are not synced, selection made by a provisioning server. 10. A device in a communications network that receives and selectively modifies an MPEG-compliant transport stream received from a video core before sending the transport stream in a downstream direction to Customer Premises Equipment (CPE), where the device is configured to determine an amount of synchronization between the device and the video core, and alternately configure itself in a selective one of sync mode and async mode based on the determined amount of synchronization. 11. The device of claim 10 comprising a Remote Physical Device (RPD). 12. The device of claim 10 comprising a Remote MACPHY Device (RMD). 13. The device of claim 10 configurable to receive timing information from a common timing source also providing the timing information to the video core, and the device switches from sync mode to async mode when at least one of the device and the video core loses a lock to the common timing source. 14. The device of claim 13 where the device switches from async mode to sync mode when the at least one of the device and the video core that lost its lock to the common timing source regains lock to the common timing source. 15. The device of claim 10 configurable to receive timing information from a common timing source also providing the timing information to the video core, and the device is capable of switching from sync mode to async mode at a time when both the device and the video core maintain a lock to the common timing source. 16. The device of claim 10 having a dejitter buffer where the device modifies the MPEG compliant transport stream based on the output of the dejitter buffer. 17. The device of claim 16 where the device uses the output of the dejitter buffer to determine the amount of synchronization. 18. The device of claim 10 where the device is configured to change from sync mode to async mode based on a determined amount of synchronization and to change from async mode to sync mode based on a determined amount of synchronization. 19. The device of claim 18 capable of changing from async mode to sync mode using the determined amount of synchronization and a determined offset of a fullness of a jitter buffer in the device from a predetermined amount of fullness. 20. A system comprising: a video core having a core clock and a video streamer; a remote MACPHY (R-MACPHY) device having a clock in communication with the video core clock, a dejitter buffer receiving video packets from the video streamer, and at least one module capable of adjusting video packets received from the dejitter buffer, adjustment varying based on whether the R-MACPHY device is configured to operate in sync mode or async mode; where the remote clock selectively provides timing information to the core clock while the R-MACPHY device operates in async mode.
Change of the master or reference, e.g. take-over or failure of the master · CPC title
Controlling the complexity of the content stream, e.g. by dropping packets (intermediate media network packet handling H04L65/765; proxy provisioning conversion or adaptation for reducing the amount or size of exchanged application data H04L67/5651; negotiation of resources in wireless networks H04W28/16) · CPC title
Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets (arrangements for synchronising receiver with transmitter by comparing receiver clock with transmitter clock H04L7/0012; arrangements for synchronising receiver with transmitter wherein the receiver takes measures against momentary loss of synchronisation H04L7/0083) · CPC title
Synchronisation processes, e.g. processing of PCR [Programme Clock References] {(arrangements for synchronising broadcast or distribution via plural systems in broadcast distribution systems H04H20/18)} · CPC title
Monitoring of network processes or resources, e.g. monitoring of network load (traffic related reporting in data switching networks H04L43/062) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.