Electronic device

US11520190B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11520190-B2
Application numberUS-202217575620-A
CountryUS
Kind codeB2
Filing dateJan 13, 2022
Priority dateAug 20, 2019
Publication dateDec 6, 2022
Grant dateDec 6, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An electronic device including a substrate, transversal signal lines, a first vertical signal line, a second vertical signal line, and a first shielding vertical line is provided. The transversal signal lines, the first vertical signal line, the second vertical signal line, and the first shielding vertical line are disposed on the substrate. The first vertical signal line and the second vertical signal line are intersected with the transversal signal lines. The second vertical signal line is connected to one of the transversal signal lines. An orthogonal projection of the first shielding vertical line on the substrate is between an orthogonal projection of the first vertical signal line on the substrate and an orthogonal projection of the second vertical signal line on the substrate.

First claim

Opening claim text (preview).

What is claimed is: 1. An electronic device, comprising: a substrate; a plurality of transversal signal lines, disposed on the substrate; a first insulating layer and a first conducting structure penetrating the first insulating layer, disposed on the substrate; a first vertical signal line, disposed on the substrate, intersected with the transversal signal lines; a second vertical signal line, disposed on the substrate, intersected with the transversal signal lines, wherein the second vertical signal line is connected to one of the transversal signal lines through the first conducting structure; a first shielding vertical line, disposed on the substrate, wherein an orthogonal projection of the first shielding vertical line on the substrate is located between an orthogonal projection of the first vertical signal line on the substrate and an orthogonal projection of the second vertical signal line on the substrate, wherein the transversal signal lines extend along a first direction, each of the first vertical signal line, the second vertical signal line and the first shielding vertical line extends along a second direction, and the first direction and the second direction are intersected with each other; and a common electrode line disposed on the substrate, wherein the common electrode line is located between the adjacent two of the transversal signal lines and extends along the first direction, and the first shielding vertical line electrically connects the common electrode line, and wherein the common electrode line includes a first line and a second line, the first line and the second line are located between two directly adjacent transversal signal lines, and each of the first line and the second line extends along the first direction. 2. The electronic device according to claim 1 , further comprising a plurality of pixel structures disposed on the substrate, wherein one of the pixel structures is surrounded by adjacent two of the transversal signal lines and the second vertical signal line and comprises a pixel electrode, wherein the pixel electrode is overlapped with the first vertical signal line or the second vertical signal line in a direction perpendicular to the substrate. 3. The electronic device according to claim 2 , wherein the pixel electrode is overlapped with the first shielding vertical line. 4. The electronic device according to claim 2 , wherein the pixel electrode traverses the second vertical signal line, the pixel electrode has a central trunk portion, and the second vertical signal line is overlapped with the central trunk portion. 5. The electronic device according to claim 1 , wherein the first shielding vertical line is a transparent wire. 6. The electronic device according to claim 1 , wherein the common electrode line is intersected with the first vertical signal line and the second vertical signal line. 7. The electronic device according to claim 1 , wherein the first shielding vertical line and the common electrode line are directly stacked on each other. 8. The electronic device according to claim 1 , wherein the first insulating layer is disposed between the first shielding vertical line and the common electrode line, and another first conducting structure electrically connects the first shielding vertical line and the common electrode line. 9. The electronic device according to claim 1 , further comprising a plurality of pixel structures disposed on the substrate, wherein one of the pixel structures is located between adjacent two of the transversal signal lines and comprises a pixel electrode, wherein a film layer of the first shielding vertical line is located between a film layer of the common electrode line and a film layer of the pixel electrode. 10. The electronic device according to claim 1 , further comprising a plurality of pixel structures disposed on the substrate, wherein one of the pixel structures is located between adjacent two of the transversal signal lines and comprises a pixel electrode, wherein a film layer of the common electrode line is located between a film layer of the first shielding vertical line and a film layer of the pixel electrode. 11. The electronic device according to claim 1 , wherein the first shielding vertical line is overlapped with the first line, the second line, or both the first line and the second line. 12. The electronic device according to claim 1 , further comprising a second shielding vertical line, wherein the first vertical signal line is located between the first shielding vertical line and the second shielding vertical line. 13. The electronic device according to claim 12 , further comprising a third vertical signal line, wherein the third vertical signal line is located between the first vertical signal line and the second shielding vertical line. 14. The electronic device according to claim 13 , further comprising a fourth vertical signal line, wherein orthogonal projections of the first vertical signal line and the third vertical signal line on the substrate are located between the orthogonal projection of the second vertical signal line on the substrate and an orthogonal projection of the fourth vertical signal line on the substrate. 15. The electronic device according to claim 1 , further comprising: a shielding electrode, connected to the first shielding vertical line. 16. The electronic device according to claim 1 , wherein the first shielding vertical line is completely located between adjacent two of the transversal signal lines. 17. The electronic device according to claim 1 , further comprising: a plurality of pixel structures disposed on the substrate, wherein one of the pixel structures comprises a pixel electrode, wherein the orthogonal projection of the first shielding vertical line on the substrate is outside an orthogonal projection of the pixel electrode on the substrate. 18. The electronic device according to claim 1 , further comprising a plurality of pixel structures and a third vertical signal line, wherein the pixel structures are arranged on the substrate in an array, the second vertical signal line is located between the third vertical signal line and the first vertical signal line, and the first vertical signal line, the second vertical signal line, and the third vertical signal line are located between two adjacent rows of the pixel structures. 19. The electronic device according to claim 18 , further comprising a second shielding vertical line disposed on the substrate, wherein an orthogonal projection of the second shielding vertical line on the substrate is located between the orthogonal projection of the second vertical signal line on the substrate and an orthogonal projection of the third vertical signal line on the substrate. 20. The electronic device according to claim 1 , further comprising a plurality of pixel structures disposed on the substrate, wherein one of the pixel structures is located between adjacent two of the transversal signal lines and comprises a pixel electrode, wherein a film layer of the first shielding vertical line is located below a film layer of the pixel electrode.

Assignees

Inventors

Classifications

  • protecting against electrostatic charges or discharges, e.g. Faraday shields (integrated devices comprising arrangements for electrical protection H10D89/60) · CPC title

  • G09F9/30Primary

    in which the desired character or characters are formed by combining individual elements (panels comprising a number of electrodes in a single cell controlling light arriving from an independent light source, e.g. electro-optical or magneto-optical cell, G02F1/00) · CPC title

  • Input devices, e.g. touch panels · CPC title

  • Shield electrodes · CPC title

  • Wiring, e.g. gate line, drain line · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11520190B2 cover?
An electronic device including a substrate, transversal signal lines, a first vertical signal line, a second vertical signal line, and a first shielding vertical line is provided. The transversal signal lines, the first vertical signal line, the second vertical signal line, and the first shielding vertical line are disposed on the substrate. The first vertical signal line and the second vertica…
Who is the assignee on this patent?
Au Optronics Corp
What technology area does this patent fall under?
Primary CPC classification G09F9/30. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 06 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).