Capacitor having trenches on both surfaces

US11508525B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11508525-B2
Application numberUS-202016819404-A
CountryUS
Kind codeB2
Filing dateMar 16, 2020
Priority dateMar 6, 2018
Publication dateNov 22, 2022
Grant dateNov 22, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A capacitor according to an embodiment includes a substrate having a first surface and a second surface and provided with one or more first through holes each extending from the first surface to the second surface, a first conductive layer covering the first surface, the second surface, and side walls of the one or more first through holes, a second conductive layer facing the first surface, the second surface, and the side walls of the one or more first through holes, with the first conductive layer interposed therebetween, and a dielectric layer interposed between the first conductive layer and the second conductive layer.

First claim

Opening claim text (preview).

The invention claimed is: 1. A capacitor comprising: a substrate having a first surface and a second surface and provided with one or more first through holes each extending from the first surface to the second surface; a first conductive layer covering the first surface, the second surface, and side walls of the one or more first through holes; a second conductive layer facing the first surface, the second surface, and the side walls of the one or more first through holes, with the first conductive layer interposed therebetween; and a dielectric layer interposed between the first conductive layer and the second conductive layer, wherein the first surface and the second surface are first and second main surfaces perpendicular to a thickness direction of the substrate, respectively, and the one or more first through holes are one or more through holes each extending in the thickness direction, wherein one or more first trenches are provided on the first main surface, one or more second trenches are provided on the second main surface, a length direction of the one or more first trenches and a length direction of the one or more second trenches intersect each other, and the one or more first trenches and the one or more second trenches are connected to each other to form the one or more first through holes, and wherein the first conductive layer further covers side walls and bottom surfaces of the one or more first trenches and side walls and bottom surfaces of the one or more second trenches, and the second conductive layer further faces the side walls and the bottom surfaces of the one or more first trenches and the side walls and the bottom surfaces of the one or more second trenches, with the first conductive layer interposed therebetween. 2. The capacitor according to claim 1 , wherein a sum of a depth of each of the one or more first trenches and a depth of each of the one or more second trenches is equal to or greater than a thickness of the substrate. 3. The capacitor according to claim 1 , wherein the one or more first trenches and the one or more second trenches form the one or more first through holes at positions where the one or more first trenches and the one or more second trenches intersect. 4. The capacitor according to claim 1 , further comprising: an insulating layer facing the first main surface with a portion of the first conductive layer, a portion of the second conductive layer, and a portion of the dielectric layer interposed therebetween, a first electrode provided on the insulating layer and electrically connected to the first conductive layer; and a second electrode provided on the insulating layer and electrically connected to the second conductive layer. 5. A capacitor, comprising: a substrate having a first surface and a second surface and provided with one or more first through holes each extending from the first surface to the second surface; a first conductive layer covering the first surface, the second surface, and side walls of the one or more first through holes; a second conductive layer facing the first surface, the second surface, and the side walls of the one or more first through holes, with the first conductive layer interposed therebetween; and a dielectric layer interposed between the first conductive layer and the second conductive layer, wherein the first surface and the second surface are first and second main surfaces perpendicular to a thickness direction of the substrate, respectively, and the one or more first through holes are one or more through holes each extending in the thickness direction, wherein one or more first trenches are provided on the first main surface, one or more second trenches are provided on the second main surface, a length direction of the one or more first trenches and a length direction of the one or more second trenches intersect each other, and the one or more first trenches and the one or more second trenches are connected to each other to form the one or more first through holes, and wherein the one or more first trenches are a plurality of first trenches, one or more portions of the substrate each sandwiched between two adjacent ones of the plurality of first trenches are provided with one or more second through holes connecting one of the two adjacent first trenches to the other, the first conductive layer further covers side walls of the one or more second through holes, and the second conductive layer further faces the side walls of the one or more second through holes with the first conductive layer interposed therebetween. 6. The capacitor according to claim 5 , further comprising: an insulating layer facing the first main surface with a portion of the first conductive layer, a portion of the second conductive layer, and a portion of the dielectric layer interposed therebetween; a first electrode provided on the insulating layer and electrically connected to the first conductive layer; and a second electrode provided on the insulating layer and electrically connected to the second conductive layer. 7. A capacitor, comprising: a substrate having a first surface and a second surface and provided with one or more first through holes each extending from the first surface to the second surface; a first conductive layer covering the first surface, the second surface, and side walls of the one or more first through holes; a second conductive layer facing the first surface, the second surface, and the side walls of the one or more first through holes, with the first conductive layer interposed therebetween; and a dielectric layer interposed between the first conductive layer and the second conductive layer, wherein the first surface and the second surface are first and second main surfaces perpendicular to a thickness direction of the substrate, respectively, and the one or more first through holes are one or more through holes each extending in the thickness direction, wherein one or more first trenches are provided on the first main surface, one or more second trenches are provided on the second main surface, a length direction of the one or more first trenches and a length direction of the one or more second trenches intersect each other, and the one or more first trenches and the one or more second trenches are connected to each other to form the one or more first through holes, and wherein the one or more second trenches are a plurality of second trenches, one or more portions of the substrate each sandwiched between two adjacent ones of the plurality of second trenches are provided with one or more third through holes connecting one of the two adjacent second trenches to the other, the first conductive layer further covers side walls of the one or more third through holes, and the second conductive layer further faces the side walls of the one or more third through holes with the first conductive layer interposed therebetween. 8. The capacitor according to claim 7 , further comprising: an insulating layer facing the first main surface with a portion of the first conductive layer, a portion of the second conductive layer, and a portion of the dielectric layer interposed therebetween; a first electrode provided on the insulating layer and electrically connected to the first conductive layer; and a second electrode provided on the insulating layer and electrically connected to the second conductive layer.

Assignees

Inventors

Classifications

  • H01G4/33Primary

    Thin- or thick-film capacitors {(thin- or thick-film circuits; capacitors without a potential-jump or surface barrier specially adapted for integrated circuits, details thereof, multistep manufacturing processes therefor)} · CPC title

  • Single unit multiple capacitors, e.g. dual capacitor in one coil · CPC title

  • Form of non-self-supporting electrodes · CPC title

  • Electricity · mapped topic

  • using deposition processes to form electrode extensions · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11508525B2 cover?
A capacitor according to an embodiment includes a substrate having a first surface and a second surface and provided with one or more first through holes each extending from the first surface to the second surface, a first conductive layer covering the first surface, the second surface, and side walls of the one or more first through holes, a second conductive layer facing the first surface, th…
Who is the assignee on this patent?
Toshiba Kk
What technology area does this patent fall under?
Primary CPC classification H01G4/33. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 22 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).