Sensor patterns for capacitive imaging sensors in touch displays

US11507236B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11507236-B2
Application numberUS-202117158896-A
CountryUS
Kind codeB2
Filing dateJan 26, 2021
Priority dateJan 29, 2020
Publication dateNov 22, 2022
Grant dateNov 22, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A sensor pattern for capacitive sensing includes a first electrode and a multitude of second electrodes capacitively coupled to the first electrode. The first electrode includes a strip extending in a vertical direction across the sensor pattern. The multitude of second electrodes include a first subset and a second subset. The first subset of the multitude of second electrodes is arranged in a first column, the first column extending in a vertical direction. The second subset of the multitude of second electrodes is arranged in a second column, the second column extending in the vertical direction. The first subset and the second subset of the multitude of electrodes are disposed adjacent to the first electrode on opposing sides of the first electrode.

First claim

Opening claim text (preview).

What is claimed is: 1. A sensor pattern for capacitive sensing, the sensor pattern comprising: a first electrode, wherein the first electrode comprises a strip extending in a vertical direction across the sensor pattern; a plurality of second electrodes capacitively coupled to the first electrode, the plurality of second electrodes comprising a first subset and a second subset, wherein the sensor pattern is arranged on two stacked capacitive sensing layers, wherein the first subset of the plurality of second electrodes is arranged in a first column, the first column extending in the vertical direction, wherein the second subset of the plurality of second electrodes is arranged in a second column, the second column extending in the vertical direction, and wherein the first subset and the second subset of the plurality of second electrodes are disposed adjacent to the first electrode and on opposing sides of the first electrode; and a guard layer disposed between the first electrode and the plurality of second electrodes, wherein the first electrode and the plurality of second electrodes are disposed on a first layer of the two stacked capacitive sensing layers and the guard layer is disposed on a second layer of the two stacked capacitive sensing layers. 2. The sensor pattern of claim 1 , further comprising: a plurality of routing traces coupled to the plurality of second electrodes, the plurality of routing traces disposed on the second layer of the two stacked capacitive sensing layers. 3. The sensor pattern of claim 2 , further comprising: a routing trace associated with the first electrode, and wherein the plurality of routing traces associated with the plurality of second electrodes and the routing trace associated with the first electrode exit the sensor pattern in the vertical direction. 4. The sensor pattern of claim 1 , further comprising: a plurality of routing traces coupled to the plurality of second electrodes and exiting the sensor pattern in a horizontal direction, wherein each of the plurality of routing traces is coupled to one electrode of the first subset of the plurality of second electrodes and one electrode of the second subset of the plurality of second electrodes. 5. The sensor pattern of claim 1 , wherein each of the first electrode and the plurality of second electrodes comprise a plurality of extensions that overlap, in a horizontal direction, to form interdigitated regions. 6. The sensor pattern of claim 1 , wherein the plurality of second electrodes is diamond-shaped. 7. The sensor pattern of claim 1 , wherein at least one of the first electrode and the plurality of second electrodes comprises cutouts. 8. The sensor pattern of claim 1 , wherein the first electrode is configured to operate as a transmitter electrode in a transcapacitance sensing configuration, and wherein the plurality of second electrodes is configured to operate as a receiver electrode in the transcapacitance sensing configuration. 9. An input device, comprising: a display substrate; a stack of display layers comprising a plurality of display pixels of a display screen; at least one capacitive sensing layer disposed on the display substrate, the at least one capacitive sensing layer comprising a sensor pattern, the sensor pattern comprising: a first electrode, wherein the first electrode comprises a strip extending in a vertical direction across the sensor pattern; a plurality of second electrodes capacitively coupled to the first electrode, the plurality of second electrodes comprising a first subset and a second subset, wherein the first subset of the plurality of second electrodes is arranged in a first column, the first column extending in the vertical direction, wherein the second subset of the plurality of second electrodes is arranged in a second column, the second column extending in the vertical direction, and wherein the first subset and the second subset of the plurality of second electrodes are disposed adjacent to the first electrode and on opposing sides of the first electrode; and a guard layer disposed between the first electrode and the plurality of second electrodes, wherein the guard layer is disposed on a second layer separate from the at least one capacitive sensing layer on which the first electrode and the plurality of second electrodes are disposed. 10. The input device of claim 9 , wherein the sensor pattern further comprises: a plurality of routing traces coupled to the plurality of second electrodes, the plurality of routing traces disposed on the second layer. 11. The input device of claim 10 , wherein the sensor pattern further comprises: a routing trace associated with the first electrode, and wherein the plurality of routing traces associated with the plurality of second electrodes and the routing trace associated with the first electrode exit the sensor pattern in the vertical direction. 12. The input device of claim 9 , wherein the sensor pattern further comprises: a plurality of routing traces coupled to the plurality of second electrodes and exiting the sensor pattern in a horizontal direction, wherein each of the plurality of routing traces is coupled to one electrode of the first subset of the plurality of second electrodes and one electrode of the second subset of the plurality of second electrodes. 13. A sensor pattern for capacitive sensing, the sensor pattern arranged on two stacked capacitive sensing layers comprising: a first capacitive sensing layer comprising at least one electrode shaped according to a first pattern; a second capacitive sensing layer disposed in a first direction on the first capacitive sensing layer, the second capacitive sensing layer comprising at least one electrode shaped according to a second pattern, substantially similar to the first pattern, wherein the second pattern has a translational offset relative to the first pattern in a second direction, perpendicular to the first direction; and a guard layer disposed between the at least one electrode shaped according to the first pattern and the at least one electrode shaped according to second pattern, wherein the guard layer is disposed on a second layer of the two stacked capacitive sensing layers. 14. The sensor pattern of claim 13 , wherein the second capacitive sensing layer comprises a second electrode adjacent to the at least one electrode, wherein the second electrode is electrically coupled to the at least one electrode of the second capacitive sensing layer by at least one electrode coupling on the second capacitive sensing layer.

Assignees

Inventors

Classifications

  • using a single layer of sensing electrodes · CPC title

  • using two or more layers of sensing electrodes, e.g. using two layers of electrodes separated by a dielectric layer · CPC title

  • G06F3/0446Primary

    using a grid-like structure of electrodes in at least two directions, e.g. using row and column electrodes · CPC title

  • Details of the electrode shape, e.g. for enhancing the detection of touches, for generating specific electric field shapes, for enhancing display quality · CPC title

  • Connections between sensors and controllers, e.g. routing lines between electrodes and connection pads · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11507236B2 cover?
A sensor pattern for capacitive sensing includes a first electrode and a multitude of second electrodes capacitively coupled to the first electrode. The first electrode includes a strip extending in a vertical direction across the sensor pattern. The multitude of second electrodes include a first subset and a second subset. The first subset of the multitude of second electrodes is arranged in a…
Who is the assignee on this patent?
Synaptics Inc
What technology area does this patent fall under?
Primary CPC classification G06F3/0446. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 22 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).