Efficient learning and using of topologies of neural networks in machine learning

US11501152B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11501152-B2
Application numberUS-201715659853-A
CountryUS
Kind codeB2
Filing dateJul 26, 2017
Priority dateMay 5, 2017
Publication dateNov 15, 2022
Grant dateNov 15, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A mechanism is described for facilitating learning and application of neural network topologies in machine learning at autonomous machines. A method of embodiments, as described herein, includes monitoring and detecting structure learning of neural networks relating to machine learning operations at a computing device having a processor, and generating a recursive generative model based on one or more topologies of one or more of the neural networks. The method may further include converting the generative model into a discriminative model.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus comprising: a graphics processor to: monitor and detect structure learning of neural networks relating to machine learning operations at the apparatus having the graphics processor, wherein the structure learning comprises learning the structure of a generative probabilistic model; generate a recursive generative model based on the structure of the generative probabilistic model, wherein the recursive generative model is unsupervised and based on unlabeled data; generate a stochastic inverse of the generative probabilistic model by inversing the generative probabilistic model into multiple inverse models, wherein a bidirectional connection is added to connect latent variables having a common parent in each of the multiple inverse models to consolidate the multiple inverse models into a single inverse model; and convert the recursive generative model into a discriminative model based on the stochastic inverse of the generative probabilistic model, wherein the discriminative model is supervised and based on labeled data. 2. The apparatus of claim 1 , wherein the discriminative model is learned from the recursive generative model. 3. The apparatus of claim 1 , wherein the graphics processor is further to convert the stochastic inverse model into the discriminative model by removing the bidirectional connection and adding a class node serving as a child node to latent leaves. 4. The apparatus of claim 1 , wherein the graphics processor is further to: perform methodological dropout of neurons from one or more of the neural networks, wherein the methodological dropout is performed in accordance with a predictivity based on historical statistical data relating to the neurons; generate parallel and sequential execution schedules for memory sharing at sub-network precision levels of the one or more of the neural networks; and perform on-the-fly learning and updating of network topologies of the neural networks based on at least one of currently available data and historically available data relating to the topologies of the neural networks. 5. The apparatus of claim 1 , wherein the graphics processor is further to: facilitate at least one of an end-to-end structure learning and a sub-network structure learning; and facilitate feature bagging or coping with large scale data by training large training sets. 6. The apparatus of claim 1 , wherein the graphics processor is co-located with an application processor on a common semiconductor package. 7. A method comprising: monitoring and detecting structure learning of neural networks relating to machine learning operations at a graphics processor, wherein the structure learning comprises learning the structure of a generative probabilistic model; generating a recursive generative model based on the structure of the generative probabilistic model, wherein the recursive generative model is unsupervised and based on unlabeled data; generating a stochastic inverse of the generative probabilistic model by inversing the generative probabilistic model into multiple inverse models, wherein a bidirectional connection is added to connect latent variables having a common parent in each of the multiple inverse models to consolidate the multiple inverse models into a single inverse model; and converting the recursive generative model into a discriminative model based on the stochastic inverse of the generative probabilistic model, wherein the discriminative model is supervised and based on labeled data. 8. The method of claim 7 , wherein the discriminative model is learned from the recursive generative model. 9. The method of claim 7 , further comprising converting the stochastic inverse model into the discriminative model by removing the bidirectional connection and adding a class node serving as a child node to latent leaves. 10. The method of claim 7 , further comprising: performing methodological dropout of neurons from one or more of the neural networks, wherein the methodological dropout is performed in accordance with a predictivity based on historical statistical data relating to the neurons; generating parallel and sequential execution schedules for memory sharing at sub-network precision levels of the one or more of the neural networks; and performing on-the-fly learning and updating of network topologies of the neural networks based on at least one of currently available data and historically available data relating to the topologies of the neural networks. 11. The method of claim 7 , further comprising: facilitating at least one of an end-to-end structure learning and a sub-network structure learning; and facilitating feature bagging or coping with large scale data by training large training sets. 12. The method of claim 7 , wherein the graphics processor is co-located with an application processor on a common semiconductor package. 13. A non-transitory machine-readable medium comprising instructions that when executed by a computing device, cause the computing device to perform operations comprising: monitoring and detecting structure learning of neural networks relating to machine learning operations at the computing device having a graphics processor, wherein the structure learning comprises learning the structure of a generative probabilistic model; generating a recursive generative model based on the structure of the generative probabilistic model, wherein the recursive generative model is unsupervised and based on unlabeled data; generating a stochastic inverse of the generative probabilistic model by inversing the generative probabilistic model into multiple inverse models, wherein a bidirectional connection is added to connect latent variables having a common parent in each of the multiple inverse models to consolidate the multiple inverse models into a single inverse model; and converting the recursive generative model into a discriminative model based on the stochastic inverse of the generative probabilistic model, wherein the discriminative model is supervised and based on labeled data. 14. The non-transitory machine-readable medium of claim 13 , wherein the discriminative model is learned from the recursive generative model. 15. The non-transitory machine-readable medium of claim 13 , wherein the operations further comprise converting the stochastic inverse model into the discriminative model by removing the bidirectional connection and adding a class node serving as a child node to latent leaves. 16. The non-transitory machine-readable medium of claim 13 , wherein the operations further comprise: performing methodological dropout of neurons from one or more of the neural networks, wherein the methodological dropout is performed in accordance with a predictivity based on historical statistical data relating to the neurons; generating parallel and sequential execution schedules for memory sharing at sub-network precision levels of the one or more of the neural networks; and performing on-the-fly learning and updating of network topologies of the neural networks based on at least one of currently available data and historically available data relating to the topologies of the neural networks. 17. The non-transitory machine-readable medium of claim 13 , wherein the operations further comprise: facilitating at least one of an end-to-end structure learning and a sub-network structure learning; and facilitating feature bagging or coping with large scale data by training large training sets, wherein the graphics processor is co-located with an application processor on a

Assignees

Inventors

Classifications

  • G06N7/01Primary

    Probabilistic graphical models, e.g. probabilistic networks · CPC title

  • Combinations of networks · CPC title

  • G06N3/08Primary

    Learning methods · CPC title

  • Processor architectures; Processor configuration, e.g. pipelining · CPC title

  • Physics · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11501152B2 cover?
A mechanism is described for facilitating learning and application of neural network topologies in machine learning at autonomous machines. A method of embodiments, as described herein, includes monitoring and detecting structure learning of neural networks relating to machine learning operations at a computing device having a processor, and generating a recursive generative model based on one …
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06N7/01. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 15 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).