Pixel circuit

US11495155B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11495155-B2
Application numberUS-202016952199-A
CountryUS
Kind codeB2
Filing dateNov 19, 2020
Priority dateJun 14, 2018
Publication dateNov 8, 2022
Grant dateNov 8, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A pixel circuit includes a light emitting element, a first driver transistor, a second driver transistor, and a first compensation capacitor. A first terminal of the first driving transistor is configured to receive a power signal, and a second terminal of the first driving transistor is electrically coupled to the light emitting element. A first terminal of the second driving transistor receives the power signal, and a control terminal of the second driving transistor is electrically coupled to the light emitting element. The first compensation capacitance is electrically coupled to a control terminal of the first driving transistor and the second terminal of the second driving transistor, respectively.

First claim

Opening claim text (preview).

What is claimed is: 1. A pixel circuit, comprising: a light emitting element; a first driver transistor comprising a first terminal, a second terminal and a control terminal, wherein the first terminal of the first driving transistor is configured to receive a power signal, and the second terminal of the first driving transistor is electrically connected to the light emitting element; a second driver transistor comprising a first terminal, a second terminal and a control terminal, wherein the first terminal of the second driving transistor receives the power signal, and the control terminal of the second driving transistor is electrically connected to the light emitting element; a first compensation capacitor electrically connected to the control terminal of the first driving transistor and the second terminal of the second driving transistor; and a second compensation capacitor comprising a first terminal and a second terminal, wherein the first terminal of the second compensation capacitor is electrically connected to a reference voltage source, and the second terminal of the second compensation capacitor is electrically connected to the control terminal of the first driver transistor; wherein a threshold voltage value of the first driver transistor matches to a threshold voltage value of the second driver transistor; wherein the second terminal of the second driver transistor is electrically connected to the first compensation capacitor through a compensation node. 2. The pixel circuit of claim 1 , wherein the threshold voltage value of the first driving transistor and the threshold voltage value of the second driving transistor have a first matching relationship, a capacitance value of the first compensation capacitor and a capacitance value of the second compensation capacitor have a second matching relationship, and the first matching relationship is the same as the second matching relationship. 3. The pixel circuit of claim 2 , wherein the first driving transistor and the second driving transistor have the same threshold voltage value, and the first compensation capacitor and the second compensation capacitor have the same capacitance value. 4. The pixel circuit of claim 1 , further comprising: a transistor switch comprising a first terminal, a second terminal and a control terminal, wherein the first terminal of the transistor switch is configured to receive a data signal, the second terminal of the transistor switch is electrically connected to the control terminal of the first driving transistor, and the control terminal of the transistor switch is configured to receive a gate signal.

Assignees

Inventors

Classifications

  • Improved aperture ratio, e.g. by size reduction of the pixel circuit, e.g. for improving the pixel density or the maximum displayable luminance or brightness · CPC title

  • being a dynamic memory with more than one capacitor · CPC title

  • Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver · CPC title

  • used for counteracting undesired variations, e.g. feedback or autozeroing · CPC title

  • G09G3/20Primary

    for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11495155B2 cover?
A pixel circuit includes a light emitting element, a first driver transistor, a second driver transistor, and a first compensation capacitor. A first terminal of the first driving transistor is configured to receive a power signal, and a second terminal of the first driving transistor is electrically coupled to the light emitting element. A first terminal of the second driving transistor receiv…
Who is the assignee on this patent?
Au Optronics Corp
What technology area does this patent fall under?
Primary CPC classification G09G3/20. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 08 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).