Semiconductor device, digitally controlled oscillator, and control method of semiconductor device
US-11128257-B1 · Sep 21, 2021 · US
US11476802B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11476802-B2 |
| Application number | US-202117459768-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 27, 2021 |
| Priority date | Mar 23, 2020 |
| Publication date | Oct 18, 2022 |
| Grant date | Oct 18, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device according to the present embodiment includes a plurality of switching elements and a plurality of variable capacitance elements. The switching elements are switching elements connected in series between a first control terminal and a second control terminal and plural types of capacitance control signals can be supplied to the first control terminal and the second control terminal. The variable capacitance elements have capacitance control terminals connected to corresponding one ends of the switching elements, respectively.
Opening claim text (preview).
The invention claimed is: 1. A semiconductor device comprising: a plurality of switching elements constituted by multiple columns of switching elements connected in series between a first control terminal and a second control terminal; and a plurality of variable capacitance elements having capacitance control terminals connected to corresponding one ends of the switching elements, respectively, wherein the multiple columns of the switching elements form a matrix of the switching elements, and control terminals of a plurality of switching elements arranged in corresponding rows are connected in series to common control lines, respectively. 2. The device of claim 1 , wherein the variable capacitance elements are connected in parallel to common terminals. 3. The device of claim 1 , wherein the variable capacitance elements are gate capacitances of N-channel metal oxide semiconductor (NMOS) transistors. 4. The device of claim 1 , wherein the switching elements are transistors. 5. The device of claim 1 , where plural types of capacitance control signals can be supplied to the first control terminal and the second control terminal. 6. The device of claim 5 , wherein a first capacitance signal bringing the variable capacitance elements to a first capacitance is supplied to one of the first control terminal and the second control terminal, and a second capacitance signal bringing the variable capacitance elements to a second capacitance different from the first capacitance is supplied to the other control terminal. 7. The device of claim 1 , wherein a first connection signal rendering a non-conductive state is supplied to one switching element among the switching elements, and a second connection signal rendering a conductive state is supplied to remaining switching elements. 8. A digitally controlled oscillator comprising: a plurality of switching elements constituted by multiple columns of switching elements connected in series between a first control terminal and a second control terminal; and a plurality of variable capacitance elements having capacitance control terminals connected to corresponding one ends of the switching elements, respectively, wherein the multiple columns of the switching elements form a matrix of the switching elements, and an oscillation frequency changes according to a total capacitance value of the variable capacitance elements, wherein control terminals of a plurality of switching elements arranged in corresponding rows are connected in series to common control lines, respectively. 9. The oscillator of claim 8 , wherein the variable capacitance elements are connected in parallel to common terminals. 10. The oscillator of claim 8 , wherein the variable capacitance elements are gate capacitances of N-channel metal oxide semiconductor (NMOS) transistors. 11. The oscillator of claim 8 , wherein the switching elements are transistors. 12. The oscillator of claim 8 , where plural types of capacitance control signals can be supplied to the first control terminal and the second control terminal. 13. The oscillator of claim 12 , wherein a first capacitance signal bringing the variable capacitance elements to a first capacitance is supplied to one of the first control terminal and the second control terminal, and a second capacitance signal bringing the variable capacitance elements to a second capacitance different from the first capacitance is supplied to the other control terminal. 14. The oscillator of claim 8 , wherein a first connection signal rendering a non-conductive state is supplied to one switching element among the switching elements, and a second connection signal rendering a conductive state is supplied to remaining switching elements. 15. A control method of a semiconductor device comprising a plurality of switching elements constituted by multiple columns of switching elements connected in series between a first control terminal and a second control terminal, and a plurality of variable capacitance elements having capacitance control terminals connected to corresponding one ends of the switching elements, respectively, wherein the multiple columns of the switching elements form a matrix of the switching elements, the method comprising: bringing at least one of the switching elements to a non-conductive state; and supplying a first capacitance signal bringing the variable capacitance elements to a first capacitance to one of the first control terminal and the second control terminal, and supplying a second capacitance signal bringing the variable capacitance elements to a second capacitance different from the first capacitance to the other control terminal, wherein control terminals of a plurality of switching elements arranged in corresponding rows are connected in series to common control lines, respectively. 16. The method of claim 15 , wherein the variable capacitance elements are connected in parallel to common terminals. 17. The method of claim 15 , wherein the variable capacitance elements are gate capacitances of N-channel metal oxide semiconductor (NMOS) transistors.
the current source or degeneration circuit being in common to both transistors of the pair, e.g. a cross-coupled long-tailed pair · CPC title
with frequency-determining element comprising distributed inductance and capacitance · CPC title
the means comprising a voltage dependent capacitance · CPC title
concerning mainly the controlled oscillator of the loop · CPC title
a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division {(H03L7/1806 takes precedence)} · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.