Semiconductor device and head lamp comprising same

US11469354B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11469354-B2
Application numberUS-201816641771-A
CountryUS
Kind codeB2
Filing dateAug 31, 2018
Priority dateAug 31, 2017
Publication dateOct 11, 2022
Grant dateOct 11, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Disclosed in an embodiment are a semiconductor device and a head lamp comprising the same, the semiconductor device comprising: a substrate; a plurality of semiconductor structures arranged at a center part of the substrate; first and second pads arranged at an edge part of the substrate; a first wiring line electrically connecting at least one of the plurality of semiconductor structures to the first pad; a second wiring line electrically connecting at least one of the plurality of semiconductor structures to the second pad; and a wavelength conversion layer arranged on the plurality of semiconductor structures, wherein the plurality of semiconductor structures is arranged to be spaced apart from each other in a first direction and a second direction, the first direction and the second direction cross each other, the interval distance between the plurality of semiconductor structures is 5 μm to 40 μm and the thickness of the wavelength conversion layer is 1 μm to 50 μm.

First claim

Opening claim text (preview).

The invention claimed is: 1. A semiconductor device comprising: a substrate; a plurality of semiconductor structures disposed at a center portion of the substrate; a first pad and a second pad disposed on edge parts of the substrate; a first wiring line electrically connecting the first pad to at least one of the plurality of semiconductor structures; a second wiring line electrically connecting the second pad to at least one of the plurality of semiconductor structures; a first insulating layer disposed between the first wiring line and the second wiring line; and a wavelength conversion layer disposed on the plurality of semiconductor structures, wherein the plurality of semiconductor structures are disposed to be spaced apart from each other in a first direction and a second direction, the first direction and the second direction cross each other, a separation distance between the plurality of semiconductor structures is in a range of 5 μm to 40 μm, and a thickness of the wavelength conversion layer is in a range of 1 μm to 50 μm, wherein each of the plurality of semiconductor structures includes a first conductive semiconductor layer, a second conductive semiconductor layer, and an active layer disposed between the first conductive semiconductor layer and the second conductive semiconductor layer, wherein the first wiring line includes: a first through part electrically connected to a first electrode of a respective semiconductor structure through the active layer, the second conductive semiconductor layer, and the first insulating layer; a first end part extending toward a first edge part of the substrate further than a first line extending from a first outer surface of the respective semiconductor structure; and a first connecting part connecting the first through part to the first end part, wherein the second wiring line includes: a connection part disposed on a second electrode of the respective semiconductor structure; and a second end part extending toward a second edge part of the substrate further than a second line extending from a second outer surface opposite to the first outer surface of the respective semiconductor structure, wherein the first pad includes a first region electrically connected to the first end part of the first wiring through the first insulating layer, and a second region protruding from the first edge part of the substrate by extending from the first region, wherein the second pad includes a first region electrically connected to the second end part of the second wiring, and a second region protruding from the second edge part of the substrate by extending from the first region, and wherein the first connecting part of the first wiring line directly contacts a lower surface of the first insulating layer and the connection part of the second wiring line is disposed in an upper surface of the first insulating layer such that the first region of the first pad protrudes further through the first insulating layer than the first region of the second pad protrudes through the first insulating layer, and wherein the first wiring line, a protective layer, and the first pad overlap each other in a direction perpendicular to the substrate at the first edge part of the substrate. 2. The semiconductor device of claim 1 , wherein the thickness of the wavelength conversion layer is greater than a thickness of the semiconductor structure. 3. The semiconductor device of claim 1 , wherein in the plurality of semiconductor structures, a ratio of a width of the semiconductor structure in the first direction to the separation distance between the plurality of semiconductor structures is 1:8 to 6:1. 4. The semiconductor device of claim 1 , wherein the thickness of the wavelength conversion layer is in a range of 10 μm to 30 μm, and an average diameter (D50) of wavelength conversion particles is in a range of 1 μm to 20 μm. 5. The semiconductor device of claim 1 , wherein the semiconductor structure further includes a plurality of holes having a predetermined depth from the second conductive semiconductor layer toward the first conductive semiconductor layer, and the plurality of holes are disposed to face the substrate. 6. The semiconductor device of claim 5 , wherein the protective layer is disposed to partially expose the first conductive semiconductor layer and the second conductive semiconductor layer between the substrate and the semiconductor structure, wherein the first region of the first pad is electrically connected to the second end part of the second wiring through the protective layer. 7. The semiconductor device of claim 6 , wherein the first electrode and the second electrode are disposed on the first conductive semiconductor layer and the second conductive semiconductor layer, respectively, exposed due to the protective layer. 8. The semiconductor device of claim 7 , wherein the first electrode is disposed in at least one of the plurality of holes. 9. The semiconductor device of claim 8 , wherein the first wiring line and the second wiring line are disposed to extend from the first electrode and the second electrode, respectively. 10. The semiconductor device of claim 7 , wherein the first electrode is disposed on the first conductive semiconductor layer which is exposed due to the protective layer. 11. The semiconductor device of claim 7 , wherein the second electrode is disposed on the second conductive semiconductor layer which is exposed due to the protective layer. 12. The semiconductor device of claim 6 , wherein the first pad, the protective layer, and the first end part overlap each other in the direction perpendicular to the substrate at the first edge part of the substrate, and the second pad, the protective layer, and the second end part overlap each other in the direction perpendicular to the substrate at the second edge part of the substrate. 13. The semiconductor device of claim 1 , wherein the plurality of first pads and the plurality of second pads are disposed along the edge part of the substrate. 14. The semiconductor device of claim 13 , wherein the plurality of semiconductor devices are disposed in a center of the plurality of first pads and the plurality of second pads. 15. The semiconductor device of claim 1 , wherein the first pad and the second pad are disposed above the substrate to surround the semiconductor structure at side portions of the semiconductor structure. 16. A head lamp comprising: a circuit board including a plurality of electrode patterns; a semiconductor device disposed on the circuit board; and a lens covering the semiconductor device, wherein the semiconductor device includes a substrate, a plurality of semiconductor structures disposed at a center portion of the substrate, a plurality of first pads and a plurality of second pads disposed on edge parts of the substrate, a first wiring line electrically connecting the first pad to at least one of the plurality of semiconductor structures, a second wiring line electrically connecting the second pad to at least one of the plurality of semiconductor structures, a wavelength conversion layer disposed on the plurality of semiconductor structures, and a first insulating layer disposed between the first wiring line and the second wiring line, wherein the plurality of semiconductor structures are disposed to be spaced apart from each other in a first direction and a second direction, the first direction and the second direction cross each other, a separation distance between the plurality of semiconductor structures is in a range of 5 μm to 4

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11469354B2 cover?
Disclosed in an embodiment are a semiconductor device and a head lamp comprising the same, the semiconductor device comprising: a substrate; a plurality of semiconductor structures arranged at a center part of the substrate; first and second pads arranged at an edge part of the substrate; a first wiring line electrically connecting at least one of the plurality of semiconductor structures to th…
Who is the assignee on this patent?
Suzhou Lekin Semiconductor Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L33/505. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 11 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).