Switch contact wetting with low peak instantaneous current draw
US-9837219-B2 · Dec 5, 2017 · US
US11467191B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11467191-B2 |
| Application number | US-201916566366-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 10, 2019 |
| Priority date | Sep 10, 2018 |
| Publication date | Oct 11, 2022 |
| Grant date | Oct 11, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A circuit for controlling an input current, the circuit includes a first input port configured to receive the input current. A current detector detects an input current value of the input current and generates a control signal indicative of the input current value. A first output port outputs an output current to a load. A second output port receives the output current from the load. A control circuit provides a low-impedance path in parallel with the load in response to the control signal indicating the input current value is below a threshold value.
Opening claim text (preview).
What is claimed is: 1. A circuit for controlling an input current, the circuit comprising: a first input port configured to receive the input current; a first current detector configured to detect an input current value of the input current and generate a control signal indicative of the input current value; a first output port configured to output an output current to a load; a second output port configured to receive the output current from the load; and a control circuit configured to provide a low-impedance path in parallel with the load in response to the control signal indicating the input current value below a threshold value, further comprising a first series resistor connecting the first input port to the current detector; and a second series resistor connected to the second output port, wherein a switch connects between the first resistor and the second resistor and wherein the first resistor has a lower resistance value than the second resistor in series with the load. 2. The circuit of claim 1 further comprising: a second current detector for measuring a current at second input port of the circuit, the control circuit electrically coupled with the second current detector and configured to generate the control signal based on the measured current value of the second current detector. 3. The circuit of claim 2 , wherein the second resistor connects the second current detector to the second input port of the circuit. 4. The circuit of claim 1 , wherein at least one of the first resistor or the second resistor are current limiting resistors. 5. A method of controlling an input current, the method comprising: detecting, by a first current detector, an input current value of the input current at a first input port of a circuit; generating, by the first current detector, a control signal indicative of the input current value; outputting an output current to a load; receiving the output current from the load; and providing, by a control circuit, a low-impedance path in parallel with the load in response to the control signal indicating the input current value is below a threshold value, and wherein a first series resistor connects the first input port to the current detector; and a second series resistor connects to a second output port, wherein a switch connects between the first resistor and the second resistor and wherein the first resistor has a lower resistance value than the second resistor in series with the load. 6. The method of claim 5 , wherein the load is a computer input. 7. The method of claim 5 , wherein the load is on-board electronic equipment. 8. The method of claim 5 , wherein the load is way-side electronic equipment. 9. The method of claim 5 , wherein the control signal is indicative of an “ON” state. 10. The method of claim 5 , wherein the control signal is indicative of an “OFF” state. 11. The method of claim 5 , wherein the control circuit provides a low-impedance path by closing a switch across the load. 12. The circuit of claim 5 , wherein at least one of the first resistor or the second resistor are current limiting resistors. 13. The circuit of claim 5 , wherein the second resistor connects the second current detector to the second input port of the circuit. 14. A method of controlling an input current, the method comprising: providing variable power to a load; detecting, by a first current detector, an input current value of the input current at a first input port of a circuit; generating, by the first current detector, control signals indicative of the input current value; when the input current value is above a threshold value, in response to a first control signal, outputting an output current to a load and receiving the output current from the load; when the input current value is below the threshold value, or zero in response to a second control signal, providing a low-impedance path in parallel with the load; wherein a first series resistor connects the first input port to the current detector and a second series resistor connects to a second output port, wherein a switch connects between the first resistor and the second resistor and wherein the first resistor has a lower resistance value than the second resistor in series with the load. 15. The method of claim 14 , wherein the load is a computer input. 16. The method of claim 14 , wherein the load is on-board electronic equipment. 17. The method of claim 14 , wherein the load is way-side electronic equipment. 18. The method of claim 14 , wherein the control circuit provides a low-impedance path by closing a switch across the load. 19. The circuit of claim 14 , wherein at least one of the first resistor or the second resistor are current limiting resistors. 20. The circuit of claim 14 , wherein the second resistor connects the second current detector to the second input port of the circuit.
the devices being field-effect transistors · CPC title
with galvanic isolation between input and output of both the power stage and the feedback loop · CPC title
Cleaning of contact-making surfaces by relatively high voltage pulses · CPC title
the disturbance parameters being input voltage fluctuations · CPC title
with digital control · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.