One-sided reliable remote direct memory operations

US11449458B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11449458-B2
Application numberUS-202017071169-A
CountryUS
Kind codeB2
Filing dateOct 15, 2020
Priority dateAug 6, 2018
Publication dateSep 20, 2022
Grant dateSep 20, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Techniques are provided to allow more sophisticated operations to be performed remotely by machines that are not fully functional. Operations that can be performed reliably by a machine that has experienced a hardware and/or software error are referred to herein as Remote Direct Memory Operations or “RDMOs”. Unlike RDMAs, which typically involve trivially simple operations such as the retrieval of a single value from the memory of a remote machine, RDMOs may be arbitrarily complex. The techniques described herein can help applications run without interruption when there are software faults or glitches on a remote system with which they interact.

First claim

Opening claim text (preview).

What is claimed is: 1. A method of performing an operation on a particular computing device, comprising: executing, on the particular computing device that contains local volatile memory: a first execution candidate capable of performing the operation, and a second execution candidate capable of performing the operation; wherein the first execution candidate and the second execution candidate have direct access to the local volatile memory of the particular computing device; wherein the operation requires multiple accesses to data in the local volatile memory; wherein the second execution candidate is associated with a different reliability domain, on the particular computing device, than the first execution candidate; and concurrently requesting the first execution candidate and the second execution candidate to perform the operation. 2. The method of claim 1 , wherein the local volatile memory associated with the particular computing device is volatile memory contained by the particular computing device. 3. The method of claim 1 wherein: the first execution candidate is implemented on a network interface controller through which the particular computing device communicates over a network; and the second execution candidate is executed by one or more processors of the particular computing device. 4. The method of claim 3 wherein the first execution candidate is implemented in firmware of the network interface controller. 5. The method of claim 3 wherein the first execution candidate is software executing on one or more processors within the network interface controller. 6. The method of claim 1 wherein one of the first execution candidate and the second execution candidate is implemented within an operating system executing on the particular computing device. 7. The method of claim 1 wherein one of the first execution candidate and the second execution candidate is implemented within a privileged domain on the particular computing device. 8. The method of claim 1 wherein: the first execution candidate is executing on a first set of one or more cores of a processor in the particular computing device; the second execution candidate is executing on a second set of one or more cores of the processor; and membership of the second set of one or more cores is different than membership of the first set of one or more cores. 9. The method of claim 1 wherein one of the first execution candidate and the second execution candidate includes an interpreter that interprets instructions that, when interpreted, cause performance of the operation. 10. The method of claim 9 wherein: the interpreter is implemented on a network interface controller through which the particular computing device communicates over a network; and the instructions are specified in data provided to the network interface controller. 11. The method of claim 1 , further comprising: receiving a request to perform the operation, from a requesting entity executing on a second computing device that is remote relative to the particular computing device; wherein said concurrently requesting the first execution candidate and the second execution candidate to perform the operation is performed in based on the request to perform the operation from the requesting entity. 12. One or more non-transitory computer-readable media storing one or more sequences of instructions for performing an operation on a particular computing device, the one or more sequences of instructions comprising instructions that, when executed by one or more processors, cause: executing, on the particular computing device that contains local volatile memory: a first execution candidate capable of performing the operation, and a second execution candidate capable of performing the operation; wherein the first execution candidate and the second execution candidate have direct access to the local volatile memory of the particular computing device; wherein the operation requires multiple accesses to data in the local volatile memory; wherein the second execution candidate is associated with a different reliability domain, on the particular computing device, than the first execution candidate; and concurrently requesting the first execution candidate and the second execution candidate to perform the operation. 13. The one or more non-transitory computer-readable media of claim 12 , wherein the local volatile memory associated with the particular computing device is volatile memory contained by the particular computing device. 14. The one or more non-transitory computer-readable media of claim 12 wherein: the first execution candidate is implemented on a network interface controller through which the particular computing device communicates over a network; and the second execution candidate is executed by one or more processors of the particular computing device. 15. The one or more non-transitory computer-readable media of claim 14 wherein the first execution candidate is implemented in firmware of the network interface controller. 16. The one or more non-transitory computer-readable media of claim 14 wherein the first execution candidate is software executing on one or more processors within the network interface controller. 17. The one or more non-transitory computer-readable media of claim 12 wherein one of the first execution candidate and the second execution candidate is implemented within an operating system executing on the particular computing device. 18. The one or more non-transitory computer-readable media of claim 12 wherein one of the first execution candidate and the second execution candidate is implemented within a privileged domain on the particular computing device. 19. The one or more non-transitory computer-readable media of claim 12 wherein: the first execution candidate is executing on a first set of one or more cores of a processor in the particular computing device; the second execution candidate is executing on a second set of one or more cores of the processor; and membership of the second set of one or more cores is different than membership of the first set of one or more cores. 20. The one or more non-transitory computer-readable media of claim 12 wherein one of the first execution candidate and the second execution candidate includes an interpreter that interprets one or more instructions that, when interpreted, cause performance of the operation. 21. The one or more non-transitory computer-readable media of claim 20 wherein: the interpreter is implemented on a network interface controller through which the particular computing device communicates over a network; and the one or more instructions are specified in data provided to the network interface controller. 22. The one or more non-transitory computer-readable media of claim 12 , wherein the one or more sequences of instructions further comprise instructions that, when executed by one or more processors, cause: receiving a request to perform the operation, from a requesting entity executing on a second computing device that is remote relative to the particular computing device; wherein said concurrently requesting the first execution candidate and the second execution candidate to perform the operation is performed in based on the request to perform the operation from the requesting entity.

Assignees

Inventors

Classifications

  • Remote procedure calls [RPC]; Web services · CPC title

  • Hypervisors; Virtual machine monitors · CPC title

  • using centralised failover control functionality · CPC title

  • G06F15/167Primary

    using a common memory, e.g. mailbox · CPC title

  • where the redundant components share persistent storage (G06F11/2043 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11449458B2 cover?
Techniques are provided to allow more sophisticated operations to be performed remotely by machines that are not fully functional. Operations that can be performed reliably by a machine that has experienced a hardware and/or software error are referred to herein as Remote Direct Memory Operations or “RDMOs”. Unlike RDMAs, which typically involve trivially simple operations such as the retrieval…
Who is the assignee on this patent?
Oracle Int Corp
What technology area does this patent fall under?
Primary CPC classification G06F15/167. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Sep 20 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).