Delta sigma modulator

US11444635B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11444635-B2
Application numberUS-202017061647-A
CountryUS
Kind codeB2
Filing dateOct 2, 2020
Priority dateOct 2, 2020
Publication dateSep 13, 2022
Grant dateSep 13, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A delta-sigma modulator includes a first amplifier having an input, a feedback control input, and an output. The input is a first input of the delta-sigma modulator. The delta-sigma modulator further includes a first integrator and a first quantizer. The first integrator has an input and an output. The output of the first amplifier is coupled to the input of the first integrator. The first quantizer has an input and an output. The output of the first quantizer is coupled to the feedback control input of the first amplifier.

First claim

Opening claim text (preview).

What is claimed is: 1. A delta-sigma modulator, comprising: a first input of the delta-sigma modulator; a first integrator having an input and an output; a first amplifier coupled between the first input of the delta-sigma modulator and the input of the first integrator; a second input of the delta-sigma modulator; a second integrator having an input and an output; and a second amplifier coupled between the second input of the delta-sigma modulator and the input of the second integrator. 2. The delta-sigma modulator of claim 1 , wherein the first amplifier has an output, and the delta-sigma modulator further includes a switch circuit coupled between the output of the first amplifier and the input of the first integrator. 3. The delta-sigma modulator of claim 2 , wherein the switch circuit includes a first switch coupled between the output of the first amplifier and the input of the first integrator. 4. The delta-sigma modulator of claim 2 , wherein the switch circuit is configured to decouple the output of the first amplifier from the input of the first integrator as the amplifier begins to settle; and subsequently couple the output of the first amplifier to the input of the first integrator. 5. The delta-sigma modulator of claim 1 , wherein the first amplifier has an output and the second amplifier has an output, and the delta-sigma modulator further includes: a first switch circuit coupled between the output of the first amplifier and the input of the first integrator; a second switch circuit coupled between the output of the second amplifier and the input of the second integrator; a first quantizer having an input and an output, the input of the first quantizer is coupled to the output of the first integrator; a second quantizer having an input and an output, the input of the second quantizer is coupled to the output of the second integrator; and a summer having a first summer input and a second summer input, the first summer input is coupled to the output of the first quantizer and the second summer input is coupled to the output of the second quantizer. 6. The delta-sigma modulator of claim 1 , wherein the first amplifier has an output, the first integrator has first and second inputs, and the delta-sigma modulator further includes: a second input of the delta-sigma modulator; a second amplifier coupled to the second input of the delta-sigma modulator, the second amplifier having an output; a switch circuit having first and second switch circuit inputs and first and second switch circuit outputs; the first switch circuit input is coupled to the output of the first amplifier; the second switch circuit input is coupled to the output of the second amplifier; the first switch circuit output is coupled to the first input of the first integrator; and the second switch circuit output is coupled to the second input of the first integrator. 7. A delta-sigma modulator, comprising: a first amplifier having an input, a feedback control input, and an output, the input being a first input of the delta-sigma modulator; a first integrator having an input and an output, the output of the first amplifier coupled to the input of the first integrator; a first quantizer having an input and an output, the output of the first quantizer coupled to the feedback control input of the first amplifier; a second integrator having an input and an output; and a second amplifier having an input, a feedback control input, and an output, the output of the second amplifier coupled to the input of the second integrator. 8. The delta-sigma modulator of claim 7 , wherein the first amplifier includes a digital-to-analog converter coupled to the output of the first quantizer. 9. The delta-sigma modulator of claim 7 , further comprising a switch circuit coupled between the output of the first amplifier and the input of the first integrator. 10. The delta-sigma modulator of claim 9 , wherein the switch circuit includes a first switch coupled between the output of the first amplifier and the input of the first integrator. 11. The delta-sigma modulator of claim 9 , wherein the switch circuit is configured to: electrically decouple the output of the first amplifier from the input of the first integrator when the amplifier is settling; and electrically couple the output of the first amplifier to the input of the first integrator after the first amplifier has settled. 12. The delta-sigma modulator of claim 7 , further including: a first switch circuit coupled between the output of the first amplifier and the input of the first integrator; a second switch circuit coupled between the output of the second amplifier and the input of the second integrator. 13. The delta-sigma modulator of claim 7 , further including: a summer having a first summer input and a second summer input, the first summer input is coupled to the output of the first quantizer and the second summer input is coupled to the output of the second quantizer. 14. A delta-sigma modulator, comprising: a first integrator having an input and an output; a first quantifier having an input and an output, the output of the first integrator coupled to the input of the quantizer, the first integrator and the quantizer forming a first control loop; a first amplifier included within the first control loop of the delta-sigma modulator; wherein the first amplifier includes an input comprising a first input of the delta-sigma modulator, and the delta-sigma modulator further comprising a second amplifier; wherein the second amplifier has an output coupled to the first integrator. 15. The delta-sigma modulator of claim 14 , wherein the first amplifier is a differential amplifier. 16. The delta-sigma modulator of claim 14 , wherein the output of the first amplifier is coupled to the input of the first integrator, and the delta-sigma modulator further comprises a second integrator having an input and an output, and: the second amplifier has an input and an output, the input of the second amplifier being a second input of the delta-sigma modulator, and the output of the second amplifier is coupled to the input of the second integrator. 17. An analog-to-digital converter (ADC) comprising: delta-sigma modulator comprising: a first input of the delta-sigma modulator; a first integrator having an input and an output; a first amplifier coupled between the first input of the delta-sigma modulator and the input of the first integrator; a second input of the delta-sigma modulator; a second integrator having an input and an output; and a second amplifier coupled between the second input of the delta-sigma modulator and the input of the second integrator. 18. The ADC of claim 17 , wherein the first amplifier has an output, and the delta- sigma modulator further includes a switch circuit coupled between the output of the first amplifier and the input of the first integrator. 19. The ADC of claim 18 , wherein the switch circuit includes a first switch coupled between the output of the first amplifier and the input of the first integrator. 20. The ADC of claim 18 , wherein the switch circuit is configured to decouple the output of the first amplifier from the input of the first integrator as the amplifier begins to settle; and subsequently couple the output of the first amplifier to the input of the first integrator. 21. The ADC of claim 17 , wherein the first amplifier has an output and the second amplifier has an output, and the delta-

Assignees

Inventors

Classifications

  • by the use of a pair of integrators forming a closed loop · CPC title

  • with weighted feedforward summation, i.e. with feedforward paths from more than one filter stage to the quantiser input · CPC title

  • at one point, i.e. by adjusting a single reference value, e.g. bias or gain error · CPC title

  • H03M3/464Primary

    Details of the digital/analogue conversion in the feedback path · CPC title

  • the modulator having a higher order loop filter in the feedforward path · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11444635B2 cover?
A delta-sigma modulator includes a first amplifier having an input, a feedback control input, and an output. The input is a first input of the delta-sigma modulator. The delta-sigma modulator further includes a first integrator and a first quantizer. The first integrator has an input and an output. The output of the first amplifier is coupled to the input of the first integrator. The first quan…
Who is the assignee on this patent?
Texas Instruments Inc
What technology area does this patent fall under?
Primary CPC classification H03M3/464. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 13 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).