Filter circuit

US11444592B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11444592-B2
Application numberUS-202016938218-A
CountryUS
Kind codeB2
Filing dateJul 24, 2020
Priority dateFeb 1, 2010
Publication dateSep 13, 2022
Grant dateSep 13, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A filter circuit includes a pass band filter portion configured to pass signals in a first frequency spectrum and attenuate or block signals in a second frequency spectrum. The first frequency spectrum and the second frequency spectrum do not overlap. The pass band filter portion is configured to cause a return loss of more than 10 decibels (dB) in the first frequency spectrum.

First claim

Opening claim text (preview).

What is claimed is: 1. A filter circuit, comprising: an input; an output; a pass band filter portion between the input and the output, wherein the pass band filter portion is configured to pass signals between the input and the output in a first frequency spectrum and attenuate or block signals between the input and the output in a second frequency spectrum; an interference mitigation portion configured to be connected to the pass band filter portion, wherein the interference mitigation portion comprises an attenuator circuit that is configured to increase a return loss at the output in the second frequency spectrum; and wherein the second frequency spectrum is higher than the first frequency spectrum. 2. A filter circuit comprising: an input; an output; a pass band filter portion between the input and the output, wherein the pass band filter portion is configured to pass signals between the input and the output in a first frequency spectrum and attenuate or block signals between the input and the output in a second frequency spectrum; and an interference mitigation portion configured to be connected to the pass band filter portion, wherein the interference mitigation portion comprises an attenuator circuit that is configured to increase a return loss at the output in the second frequency spectrum without substantially affecting a frequency response of a remainder of the filter circuit; and wherein the second frequency spectrum is distinct from, and higher than, the first frequency spectrum. 3. The filter circuit of claim 2 , wherein the pass band filter portion is configured to cause an insertion loss of less than 3 decibels (dB) between the input and the output in the first frequency spectrum, and wherein the insertion loss comprises an amount of attenuation the signals receive as the signals pass from the input to the output. 4. The filter circuit of claim 2 , wherein the pass band filter portion is configured to cause an insertion loss of more than 20 decibels (dB) between the input in the first frequency spectrum and the output in the second frequency spectrum, and wherein the insertion loss comprises an amount of attenuation the signals receive as the signals pass from the input to the output. 5. The filter circuit of claim 2 , wherein the pass band filter portion is configured to cause the return loss at the output to be more than 10 decibels (dB) in the first frequency spectrum, and wherein the return loss comprises a measure of a reflected energy from the signals. 6. The filter circuit of claim 1 , wherein the pass band filter portion is configured to cause the return loss at the output to be more than 10 decibels (dB) in the second frequency spectrum, and wherein the return loss comprises a measure of a reflected energy from the signals. 7. The filter circuit of claim 2 , wherein the attenuator circuit is also configured to increase the return loss at the input in the second frequency spectrum, and wherein the return loss is substantially the same at the input and the output. 8. The filter circuit of claim 7 , wherein the return loss is substantially the same at the input and the output due to symmetry of the filter circuit. 9. The filter circuit of claim 2 , wherein the interference mitigation portion comprises: a first high pass portion configured to be connected to the pass band filter portion; a second high pass portion; and an attenuator portion comprising one or more resistors, wherein the attenuator portion is connected in series between the first and second high pass portions. 10. A filter circuit, comprising: means for passing signals between an input and an output in a first frequency spectrum and attenuating or blocking signals between the input and the output in a second frequency spectrum, wherein the second frequency spectrum is distinct from, and higher than the first frequency spectrum; and means for increasing a return loss at the output in the second frequency spectrum without substantially affecting a frequency response of a remainder of the filter circuit. 11. The filter circuit of claim 10 , wherein the means for passing signals between the input and the output in the first frequency spectrum and attenuating or blocking signals between the input and the output in the second frequency spectrum is configured to cause an insertion loss of less than 3 decibels (dB) in the first frequency spectrum. 12. The filter circuit of claim 10 , wherein the means for passing signals between the input and the output in the first frequency spectrum and attenuating or blocking signals between the input and the output in the second frequency spectrum are configured to cause an insertion loss of more than 20 decibels (dB) in the second frequency spectrum. 13. The filter circuit of claim 10 , wherein the means for passing signals between the input and the output in the first frequency spectrum and attenuating or blocking signals between the input and the output in the second frequency spectrum are configured to cause the return loss at the output to be more than 10 decibels (dB) in the first frequency spectrum. 14. The filter circuit of claim 10 , wherein the means for passing signals between the input and the output in the first frequency spectrum and attenuating or blocking signals between the input and the output in the second frequency spectrum are configured to cause the return loss at the output to be than 10 decibels (dB) in the second frequency spectrum. 15. The filter circuit of claim 10 , further comprising means for increasing the return loss at the input in the second frequency spectrum. 16. The filter circuit of claim 15 , wherein the return loss is substantially the same at the input and the output. 17. The filter circuit of claim 16 , wherein the return loss is substantially the same at the input and the output due to symmetry of the filter circuit. 18. The filter circuit of claim 10 , wherein the means for increasing the return loss comprises: a first high pass portion; a second high pass portion; and an attenuator portion comprising one or more resistors, wherein the attenuator portion is connected in series between the first and second high pass portions. 19. A filter circuit, comprising: a pass band filter portion configured to pass signals in a first frequency spectrum and attenuate or block signals in a second frequency spectrum, wherein the second frequency spectrum is higher than the first frequency spectrum, and wherein the pass band filter portion is configured to cause a return loss of more than 10 decibels (dB) in the first frequency spectrum. 20. The filter circuit of claim 1 , wherein the interference mitigation portion comprises: a first high pass portion configured to be connected to the pass band filter portion; a second high pass portion; and an attenuator portion comprising one or more resistors, wherein the attenuator portion is connected in series between the first and second high pass portions. 21. The filter circuit of claim 19 , wherein the return loss is at an output of the filter circuit. 22. The filter circuit of claim 19 , wherein the pass band filter portion is configured to cause the return loss to be more than 10 decibels (dB) in the second frequency spectrum. 23. The filter circuit of claim 22 , wherein the return loss is at an output of the filter circuit. 24. The filter circuit of claim 19 , wherein the pass band filter portion is configured to cause an ins

Assignees

Inventors

Classifications

  • Frequency selective two-port networks · CPC title

  • Electrical filters or coupling circuits · CPC title

  • Comprising typical LC combinations, irrespective of presence and location of additional resistors (when resistors are present, also classify in H03H7/06 - H03H7/07) · CPC title

  • H03H7/0161Primary

    Bandpass filters (H03H7/12 takes precedence) · CPC title

  • including resistors (H03H7/075, H03H7/09, H03H7/12, H03H7/13 take precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11444592B2 cover?
A filter circuit includes a pass band filter portion configured to pass signals in a first frequency spectrum and attenuate or block signals in a second frequency spectrum. The first frequency spectrum and the second frequency spectrum do not overlap. The pass band filter portion is configured to cause a return loss of more than 10 decibels (dB) in the first frequency spectrum.
Who is the assignee on this patent?
Ppc Broadband Inc
What technology area does this patent fall under?
Primary CPC classification H03H7/0161. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 13 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).