Display module and display apparatus having the same

US11437356B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11437356-B2
Application numberUS-202016998118-A
CountryUS
Kind codeB2
Filing dateAug 20, 2020
Priority dateAug 20, 2019
Publication dateSep 6, 2022
Grant dateSep 6, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display module is provided. The display module includes a substrate including a thin film transistor (TFT) layer including a plurality of TFTs, a plurality of light emitting diodes (LEDs) arranged on a front surface of the substrate, each LED corresponding to a respective TFT, and an operation driver that is connected to a rear surface of the substrate and controls an operation of the TFTs. The substrate includes a plurality of first via holes extending in a vertical direction from the front surface of the substrate to the rear surface of the substrate. The first via holes are filled with conductive materials and are distributively arranged based on at least one of the columns or rows of the plurality of LEDs. The first via holes connect the TFTs to the operation driver.

First claim

Opening claim text (preview).

What is claimed is: 1. A display module comprising: a substrate comprising a thin film transistor (TFT) layer comprising a plurality of TFTs; a plurality of light emitting diodes (LEDs) arranged on a front surface of the substrate, each LED from among the plurality of LEDs corresponding to a respective TFT from among the plurality of TFTs; and an operation driver that is connected to the substrate and is configured to control an operation of the plurality of TFTs, wherein the substrate further comprises a transparent display substrate including a plurality of first via holes extending in a vertical direction from a front surface of the transparent display substrate to a rear surface of the transparent display substrate, wherein the plurality of first via holes are filled with conductive materials, wherein the plurality of first via holes connect the plurality of TFTs to the operation driver, wherein the TFT layer further comprises a wiring layer that electronically connects each first via hole from among the plurality of first via holes to a respective second via hole from among the plurality of second via holes, wherein each TFT from among the plurality of TFTs comprises a gate, a drain, and a source, wherein the plurality of second via holes comprises: a plurality of second gate via holes, each second gate via hole from among the plurality of second gate via holes being electronically connected to the gate of at least one respective TFT from among the plurality of TFTs; and a plurality of second drain via holes, each second drain via hole from among the plurality of second drain via holes being electronically connected to the drain of at least one respective TFT from among the plurality of TFTs, wherein the plurality of first via holes comprises: a plurality of first gate via holes, each first gate via hole from among the plurality of first gate via holes being electronically connected to a respective second gate via hole from among the plurality of second gate via holes through the wiring layer; and a plurality of first drain via holes, each first drain via hole from among the plurality of first drain via holes being electronically connected to a respective second drain via hole from among the plurality of second drain via holes through the wiring layer, wherein the plurality of first gate via holes are arranged in one row on the substrate, wherein the plurality of second gate via holes are arranged alternatingly on opposite sides of the one row of the plurality of first gate via holes, and wherein the plurality of second gate via holes are arranged such that a distance from each second gate via hole from among the plurality of second gate via holes to the one row of the plurality of first gate via holes is proportional to a distance of the second gate via hole to a center of the substrate. 2. The display module of claim 1 , further comprising an operation wiring layer that is provided on the rear surface of the transparent display substrate and is configured to control the operation of the plurality of TFTs through the plurality of first via holes, wherein the operation wiring layer comprises: a first operation wiring layer that is configured to transmit a gate voltage from the operation driver; and a second operation wiring layer that is separated from the first operation wiring layer, and is configured to transmit a drain voltage from the operation driver. 3. The display module of claim 1 , wherein the TFT layer further comprises the plurality of second via holes, wherein each second via hole from among the plurality of second via holes is electronically connected to at least one respective TFT from among the plurality of TFTs, and wherein each second via hole from among the plurality of second via holes is provided at a position different from a position of a corresponding first via hole from among the plurality of first via holes on the transparent display substrate. 4. The display module of claim 1 , wherein the plurality of TFTs are arranged in a grid, and wherein the TFT layer comprises: a first conductive layer connecting at least one gate of a TFT from among the plurality of TFTs to a respective second gate via hole from among the plurality of second gate via holes; and a second conductive layer connecting at least one drain of a TFT from among the plurality of TFTs to a respective second drain via hole from among the plurality of second drain via holes. 5. The display module of claim 4 , wherein the first conductive layer comprises a plurality of conductive gate wirings, each conductive gate wiring from among the plurality of conductive gate wirings being connected to the gate of at least one respective TFT from among the plurality of TFTs, the plurality of conductive gate wirings extending in a first direction, and wherein the second conductive layer comprises a plurality of conductive drain wirings, each conductive drain wiring from among the plurality of conductive drain wirings being connected to the drain of at least one respective TFT from among the plurality of TFTs, the plurality of conductive drain wirings extending in a second direction perpendicular to the first direction. 6. The display module of claim 1 , wherein the wiring layer comprises: a third conductive layer electronically connecting the plurality of second gate via holes to the plurality of first gate via holes; a fourth conductive layer electronically connecting the plurality of second drain via holes to the plurality of first drain via holes; and an insulating layer arranged between the third conductive layer and the fourth conductive layer. 7. The display module of claim 1 , wherein the plurality of TFTs are arranged in a grid, and wherein each second drain via hole from among the plurality of second drain via holes is provided in a different row of the grid from each other second drain via hole from among the plurality of second drain via holes. 8. The display module of claim 1 , wherein the plurality of TFTs are arranged in a grid, and wherein each second gate via hole from among the plurality of second gate via holes is provided in a different column of the grid from each other second gate via hole from among the plurality of second gate via holes. 9. The display module of claim 1 , wherein the plurality of second gate via holes are symmetrically arranged with respect to the center of the substrate, and wherein the plurality of second drain via holes are symmetrically arranged with respect to the center of the substrate. 10. The display module of claim 1 , wherein the plurality of first drain via holes are arranged in one column on the transparent display substrate, and wherein the plurality of second drain via holes are arranged alternatingly on opposite sides of the one column of the plurality of first drain via holes. 11. The display module of claim 10 , wherein the plurality of second drain via holes are arranged such that a distance from each second drain via hole from among the plurality of second drain via holes to the one column of the plurality of first drain via holes is proportional to a distance of the second drain via hole to the center of the substrate. 12. A display apparatus comprising: a plurality of display modules; a support member supporting the plurality of display modules on a rear surface of the plurality of display modules; and a housing that fixes the plurality of display modules and the support member, wherein each display module from among the plurality of display modules comprises: a substrate comprising a thin film transistor (TFT) layer comprising a plurality of TFTs; a plurality of light emitting dio

Assignees

Inventors

Classifications

  • H10W90/00Primary

    Package configurations · CPC title

  • comprising manufacture, treatment or coating of substrates · CPC title

  • Interconnections, e.g. scanning lines · CPC title

  • characterised by materials, geometry or structure of the substrates · CPC title

  • H10H29/142Primary

    Two-dimensional arrangements, e.g. asymmetric LED layout · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11437356B2 cover?
A display module is provided. The display module includes a substrate including a thin film transistor (TFT) layer including a plurality of TFTs, a plurality of light emitting diodes (LEDs) arranged on a front surface of the substrate, each LED corresponding to a respective TFT, and an operation driver that is connected to a rear surface of the substrate and controls an operation of the TFTs. T…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10W90/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 06 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).