Shunt resistor for detecting the status of an electrical energy storage unit

US11422157B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11422157-B2
Application numberUS-201816610721-A
CountryUS
Kind codeB2
Filing dateMay 3, 2018
Priority dateMay 8, 2017
Publication dateAug 23, 2022
Grant dateAug 23, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The invention relates to a shunt resistor (2) for detecting the status of an electrical energy storage unit (1), wherein the shunt resistor (2) comprises a first layer (4), a second layer (6) and a third layer (8). According to the invention, the layers (4, 6, 8) are arranged in a layered manner in a stacking direction (V), wherein the second layer (6) is arranged between the first layer (4) and the third layer (8), and wherein the layers (4, 6, 8) are in physical contact with one another at one of the sides having the greatest respective surface area, and wherein the layers (4, 6, 8) are arranged at least partially overlapping.

First claim

Opening claim text (preview).

The invention claimed is: 1. A shunt resistor ( 2 ) for detecting the status of an electrical energy storage unit ( 1 ), wherein the shunt resistor ( 2 ) has a first layer ( 4 ), a second layer ( 6 ) and a third layer ( 8 ), characterized in that the layers ( 4 , 6 , 8 ) are arranged in a layered manner in a direction of a stacking direction (V), wherein the second layer ( 6 ) is arranged between the first layer ( 4 ) and the third layer ( 8 ), and wherein the layers are each in physical contact with one another by way of sides respectively having a largest surface area, and wherein the layers ( 4 , 6 , 8 ) are arranged in an at least partially overlapping manner, wherein the shunt resistor ( 2 ) is provided with at least one recess ( 9 ) that extends through each of the first layer ( 4 ), second layer ( 6 ), and third layer ( 8 ) along the stacking direction (V), wherein an area of the shunt resistor ( 2 ) is reduced by a size of the at least one recess ( 9 ) in such a manner that a predefined resistance value of the shunt resistor ( 2 ) is achieved. 2. The shunt resistor ( 2 ) as claimed in claim 1 , characterized in that the individual layers ( 4 , 6 , 8 ) of the shunt resistor ( 2 ) are arranged in a direction of a longitudinal axis ( 11 ) of the layers and/or a transverse axis ( 13 ) of the layers in such a manner that a step profile ( 10 ) is produced when layering the individual layers ( 4 , 6 , 8 ) in the direction of the stacking direction (V). 3. The shunt resistor ( 2 ) as claimed in claim 2 , characterized in that the individual layers ( 4 , 6 , 8 ) of the shunt resistor ( 2 ) have different lengths in the direction of the longitudinal axis ( 11 ) of the layers ( 4 , 6 , 8 ) and/or the transverse axis ( 13 ) of the layers ( 4 , 6 , 8 ). 4. The shunt resistor ( 2 ) as claimed in claim 1 , characterized in that the individual layers ( 4 , 6 , 8 ) of the shunt resistor ( 2 ) are welded to one another. 5. The shunt resistor ( 2 ) as claimed in claim 1 , characterized in that the second layer ( 6 ) has a copper-nickel-manganese alloy. 6. The shunt resistor ( 2 ) as claimed in claim 5 , characterized in that the first layer ( 4 ) and the third layer ( 8 ) each comprise the materials of copper and/or aluminum. 7. The shunt resistor ( 2 ) as claimed in claim 1 , characterized in that the first layer ( 4 ) and the third layer ( 8 ) each comprise the materials of copper and/or aluminum. 8. An electronic energy storage unit ( 1 ) having the shunt resistor ( 2 ) as claimed in claim 1 . 9. A method for producing the shunt resistor ( 2 ) of claim 1 for detecting the status of the electrical energy storage unit ( 1 ), wherein the method comprises arranging the first layer ( 4 ), the second layer ( 6 ) and the third layer ( 8 ) in a layered manner in the direction of the stacking direction (V), wherein arranging the second layer ( 6 ) between the first layer ( 4 ) and the third layer ( 8 ), and arranging the layers ( 4 , 6 , 8 ) such that the layers ( 4 , 6 , 8 ) are each in physical contact with one another by way of one of the sides respectively having the largest surface area of a layer in such a manner that the layers ( 4 , 6 , 8 ) are arranged in an at least partially overlapping manner. 10. The method as claimed in claim 9 , further comprising arranging wherein the individual layers ( 4 , 6 , 8 ) of the shunt resistor ( 2 ) in the direction of a longitudinal axis ( 11 ) of the layers ( 4 , 6 , 8 ) and/or a transverse axis ( 13 ) of the layers ( 4 , 6 , 8 ) in such a manner that a step profile ( 10 ) is produced when layering the individual layers ( 4 , 6 , 8 ) in the direction of the stacking direction (V), as a result of which surfaces of the individual layers ( 4 , 6 , 8 ), in particular, become at least partially accessible in the direction of the stacking direction (V). 11. The shunt resistor ( 2 ) as claimed in claim 1 , characterized in that the individual layers ( 4 , 6 , 8 ) of the shunt resistor ( 2 ) are arranged in a direction of a longitudinal axis ( 11 ) of the layers and/or a transverse axis ( 13 ) of the layers in such a manner that a step profile ( 10 ) is produced when layering the individual layers ( 4 , 6 , 8 ) in the direction of the stacking direction (V), as a result of which surfaces of the individual layers ( 4 , 6 , 8 ) are at least partially accessible in the direction of the stacking direction.

Assignees

Inventors

Classifications

  • Energy storage using batteries · CPC title

  • composed of metals · CPC title

  • the terminals or tapping points being welded or soldered · CPC title

  • G01R1/203Primary

    Resistors used for electric measuring, e.g. decade resistors standards, resistors for comparators, series resistors, shunts (resistors in general H01C; microwave or radiowave terminations H01P1/26; coupling devices H01R) · CPC title

  • the base extending along and imparting rigidity or reinforcement to the resistive element (H01C1/016 takes precedence; the resistive element being formed in two or more coils or loops as a spiral, helical or toroidal winding H01C3/18, H01C3/20; the resistive element being formed as one or more layers or coatings on a base H01C7/00) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11422157B2 cover?
The invention relates to a shunt resistor (2) for detecting the status of an electrical energy storage unit (1), wherein the shunt resistor (2) comprises a first layer (4), a second layer (6) and a third layer (8). According to the invention, the layers (4, 6, 8) are arranged in a layered manner in a stacking direction (V), wherein the second layer (6) is arranged between the first layer (4) an…
Who is the assignee on this patent?
Bosch Gmbh Robert
What technology area does this patent fall under?
Primary CPC classification G01R1/203. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 23 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).