Fast-settling voltage reference generator for serdes applications
US-10348535-B1 · Jul 9, 2019 · US
US11411554B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11411554-B2 |
| Application number | US-202017103750-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 24, 2020 |
| Priority date | Aug 23, 2019 |
| Publication date | Aug 9, 2022 |
| Grant date | Aug 9, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A comparing device includes a first current generating circuit arranged to selectively generate a first current and a second current different from the first current, according to a first control signal. The comparing device also includes a comparing circuit having a common node coupled to the first current generating circuit for comparing a first input signal and a second input signal to generate an output signal according to the first current, the second current, and a second control signal. The second control signal and the first control signal are in-phase with each other.
Opening claim text (preview).
What is claimed is: 1. A comparing device, comprising: a first current generating circuit arranged to selectively generate a first current and a second current, different from the first current, according to a first control signal; and a comparing circuit having a common node coupled to the first current generating circuit for comparing a first input signal and a second input signal to generate an output signal according to the first current, the second current, and a second control signal, wherein the second control signal and the first control signal are in-phase with each other. 2. The comparing device of claim 1 , further comprising a second current generating circuit, coupled to the common node, for selectively generating a third current according to a third control signal, wherein the third control signal is different from the first control signal and the second control signal. 3. The comparing device of claim 2 , wherein the second current generating circuit comprises a current source, coupled to a reference voltage for generating the third current; and a switch, having a first connecting terminal coupled to the current source, a second connecting terminal coupled to the common node, and a control terminal for receiving the third control signal. 4. The comparing device of claim 2 , wherein the third current is smaller than the first current. 5. The comparing device of claim 1 , wherein the second current is smaller than the first current. 6. The comparing device of claim 1 , wherein the first current generating circuit comprises: a first current source, coupled to a first reference voltage for generating the first current; and a switch, having a first connecting terminal coupled to the first current source, a second connecting terminal coupled to the common node, and a control terminal for receiving the first control signal. 7. The comparing device of claim 1 , wherein the first current generating circuit is arranged to continuously generate the second current to the common node of the comparing circuit when the comparing circuit is disabled by the second control signal. 8. The comparing device of claim 6 , wherein the first current generating circuit further comprises a second current source having a first connecting terminal coupled to the first reference voltage and a second connecting terminal coupled to the common node, the second current source configured to generate the second current. 9. The comparing device of claim 1 , wherein the comparing circuit comprises: an input stage, having the common node coupled to the first current generating circuit, and having a first input terminal and a second input terminal for receiving the first input signal and the second input signal to generate a first intermediate signal and a second intermediate signal; a latching stage, coupled to the input stage, for generating the output signal on an output terminal according to the first intermediate signal and the second intermediate signal; and a reset circuit, coupled to the output terminal, for resetting the latching stage according to the second control signal. 10. The comparing device of claim 9 , wherein the input stage comprises: a first transistor, having a first connecting terminal coupled to the common node, a second connecting terminal providing the first intermediate signal, and a control terminal coupled to the first input signal; and a second transistor, having a first connecting terminal coupled to the common node, a second connecting terminal providing the second intermediate signal, and a control terminal coupled to the second input signal. 11. The comparing device of claim 10 , wherein the latching stage comprises: a third transistor, having a first connecting terminal coupled to the second connecting terminal of the first transistor; a fourth transistor, having a first connecting terminal coupled to the second connecting terminal of the second transistor; a fifth transistor, having a first connecting terminal coupled to a second reference voltage, a second connecting terminal coupled to a second connecting terminal of the third transistor and a control terminal of the fourth transistor, and a control terminal coupled to a control terminal of the third transistor and a second connecting terminal of the fourth transistor; and a sixth transistor, having a first connecting terminal coupled to the second reference voltage, a second connecting terminal coupled to the second connecting terminal of the fourth transistor, and a control terminal coupled to the control terminal of the fourth transistor. 12. The comparing device of claim 11 , wherein the reset circuit comprises: a seventh transistor, having a first connecting terminal coupled to the second reference voltage, a second connecting terminal coupled to the second connecting terminal of the third transistor, and a control terminal configured to receive the second control signal; and an eighth transistor, having a first connecting terminal coupled to the second reference voltage, a second connecting terminal coupled to the second connecting terminal of the fourth transistor, and a control terminal configured to receive the second control signal, wherein one of the second connecting terminal of the third transistor and the second connecting terminal of the fourth transistor is arranged to output the output signal. 13. A comparing device, comprising: a current generating circuit, arranged to generate a current; and a comparing circuit, having a common node coupled to the current generating circuit, for comparing a first input signal and a second input signal to generate an output signal according to the current and a control signal, wherein when the control signal resets the comparing circuit, the current generating circuit continuously generates the current to the comparing circuit through the common node, wherein the comparing circuit comprising: an input stage, having the common node coupled to the current generating circuit, and having a first input terminal and a second input terminal for receiving the first input signal and the second input signal to generate a first intermediate signal and a second intermediate signal; a latching stage, coupled to the input stage, for generating the output signal on an output terminal according to the first intermediate signal and the second intermediate signal; and a reset circuit, coupled to the output terminal, for resetting the latching stage according to the control signal, wherein the input stage comprises: a first transistor, having a first connecting terminal coupled to the common node, a second connecting terminal configured to provide the first intermediate signal, and a control terminal coupled to the first input signal; and a second transistor, having a first connecting terminal coupled to the common node, a second connecting terminal configured to provide the second intermediate signal, and a control terminal coupled to the second input signal, wherein the reset circuit comprises: a third transistor, having a first connecting terminal coupled to a first reference voltage, a second connecting terminal coupled to the latching stage, and a control terminal for receiving the control signal; and a fourth transistor, having a first connecting terminal coupled to the first reference voltage, a second connecting terminal coupled to the latching stage, and a control terminal for receiving the control signal. 14. The comparing device of claim 13 , wherein the current generating circuit comprises: a current source, having a first terminal coupled to a second reference voltage and a second termin
using field-effect transistors only · CPC title
using clock signals · CPC title
with at least one differential stage · CPC title
semiconductor devices only · CPC title
with synchronous operation (H03K3/35613, H03K3/356147 take precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.