Reload ordering for executable code modules

US11409508B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-11409508-B1
Application numberUS-202117359276-A
CountryUS
Kind codeB1
Filing dateJun 25, 2021
Priority dateJun 25, 2021
Publication dateAug 9, 2022
Grant dateAug 9, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A computing device including a processor configured to receive source code including a plurality of source code modules. The processor may generate executable code from the source code and assign two or more reload indicators to two or more executable code modules. The processor may execute the executable code. During execution of the executable code, the processor may receive a source code update and generate an executable code update from the source code and the source code update. The processor may apply the executable code update to the executable code to generate updated executable code. The processor may generate a reload ordering of two or more reload operations corresponding to the reload indicators. As specified by the reload ordering, the processor may perform the two or more reload operations at the two or more respective executable code modules. The processor may execute the updated executable code.

First claim

Opening claim text (preview).

The invention claimed is: 1. A computing device comprising: a processor configured to: receive source code including a plurality of source code modules; at a compiler or interpreter, generate executable code from the source code, wherein the executable code includes a plurality of executable code modules corresponding to the plurality of source code modules; assign two or more reload indicators to two or more executable code modules of the plurality of executable code modules; execute the executable code; during execution of the executable code: receive a source code update to the source code; at the compiler or interpreter, generate an executable code update from the source code and the source code update; apply the executable code update to the executable code to generate updated executable code; generate a reload ordering of two or more reload operations corresponding to the reload indicators; and as specified by the reload ordering, perform the two or more reload operations at the two or more respective executable code modules to which the reload indicators are assigned; and execute the updated executable code. 2. The computing device of claim 1 , wherein the processor is configured to assign the two or more reload indicators to the two or more executable code modules at least in part by assigning a plurality of handlers indicating respective reload operation types of the two or more reload operations to the two or more executable code modules. 3. The computing device of claim 2 , wherein each reload operation of the two or more reload operations is a cache clear or a user interface refresh operation. 4. The computing device of claim 2 , wherein the processor is configured to generate the reload ordering at least in part by sorting the plurality of handlers by reload operation type. 5. The computing device of claim 2 , wherein: the plurality of executable code modules are organized into a plurality of dependency hierarchy levels; and the processor is configured to generate the reload ordering at least in part by sorting the plurality of handlers associated with the two or more executable code modules by dependency hierarchy level. 6. The computing device of claim 2 , wherein the processor is configured to generate the reload ordering based at least in part on a predefined function reload hierarchy for a plurality of functions included in a predefined function library. 7. The computing device of claim 1 , wherein: the source code update adds an additional source code module to the source code; and the processor is further configured to: generate an additional executable code module from the additional source code module; and assign an additional reload indicator to the additional executable code module. 8. The computing device of claim 1 , wherein: the source code update removes a source code module from the source code; and when the reload ordering is generated, the processor is further configured to exclude, from the reload ordering, a corresponding reload operation of the two or more reload operations associated with an executable code module generated from the source code module. 9. The computing device of claim 1 , wherein the processor is configured to perform the two or more reload operations prior to applying the executable code update to the executable code. 10. The computing device of claim 1 , wherein: the processor is configured to execute the executable code at a debugger; and at the debugger, the processor is further configured to: pause execution of one or more threads of the executable code in response to receiving a pause instruction; apply the executable code update to the executable code subsequently to pausing the execution of the one or more threads; and perform the two or more reload operations subsequently to applying the executable code update, while code execution is paused at the debugger. 11. The computing device of claim 10 , wherein, while the execution of the executable code is paused, the processor is further configured to: at the debugger, receive a selection for execution of one or more executable code modules of the updated executable code; perform the two or more reload operations in response to receiving the selection of the one or more executable code modules, wherein the two or more reload operations are associated with the one or more executable code modules indicated by the selection; and execute the one or more executable code modules indicated by the selection in response to performing the two or more reload operations. 12. A method for use with a computing device, the method comprising: receiving source code including a plurality of source code modules; at a compiler or interpreter, generating executable code from the source code, wherein the executable code includes a plurality of executable code modules corresponding to the plurality of source code modules; assigning two or more reload indicators to two or more executable code modules of the plurality of executable code modules; executing the executable code; during execution of the executable code: receiving a source code update to the source code; at the compiler or interpreter, generating an executable code update from the source code and the source code update; applying the executable code update to the executable code to generate updated executable code; generating a reload ordering of two or more reload operations corresponding to the reload indicators; and as specified by the reload ordering, performing the two or more reload operations at the two or more respective executable code modules to which the reload indicators are assigned; and executing the updated executable code. 13. The method of claim 12 , wherein assigning the two or more reload indicators to the two or more executable code modules includes assigning a plurality of handlers indicating respective reload operation types of the two or more reload operations to the two or more executable code modules. 14. The method of claim 13 , wherein each reload operation of the two or more reload operations is a cache clear or a user interface refresh operation. 15. The method of claim 13 , wherein generating the reload ordering includes sorting the plurality of handlers by reload operation type. 16. The method of claim 13 , wherein: the plurality of executable code modules are organized into a plurality of dependency hierarchy levels; and generating the reload ordering includes sorting the plurality of handlers associated with the two or more executable code modules by dependency hierarchy level. 17. The method of claim 12 , wherein: the source code update adds an additional source code module to the source code; and the method further includes: generating an additional executable code module from the additional source code module; and assigning an additional reload indicator to the additional executable code module. 18. The method of claim 12 , wherein: the source code update removes a source code module from the source code; and generating the reload ordering includes excluding, from the reload ordering, a corresponding reload operation of the two or more reload operations associated with an executable code module generated from the source code module. 19. The method of claim 12 , wherein: the executable code is executed at a debugger; and the method further includes, at the debugger: pausing execution of one or more threads of the executable code in response to receiving a pause instruction; a

Assignees

Inventors

Classifications

  • G06F8/656Primary

    while running · CPC title

  • Debugging of software · CPC title

  • G06F8/44Primary

    Encoding · CPC title

  • by performing operations on the source code, e.g. via a compiler · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11409508B1 cover?
A computing device including a processor configured to receive source code including a plurality of source code modules. The processor may generate executable code from the source code and assign two or more reload indicators to two or more executable code modules. The processor may execute the executable code. During execution of the executable code, the processor may receive a source code upd…
Who is the assignee on this patent?
Microsoft Technology Licensing Llc
What technology area does this patent fall under?
Primary CPC classification G06F8/656. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 09 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).