Method and device for compensating common voltage, and display device

US11404019B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11404019-B2
Application numberUS-201916539798-A
CountryUS
Kind codeB2
Filing dateAug 13, 2019
Priority dateJan 14, 2019
Publication dateAug 2, 2022
Grant dateAug 2, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides a method for compensating a common voltage. The method for compensating a common voltage includes: generating a feedback signal by acquiring a real-time monitoring result of a feedback signal line on the common voltage, the feedback signal including a plurality of time periods, each of the time periods including a first sub-period in which the feedback signal is interfered by the periodic signal and a second sub-period in which the feedback signal is not interfered by the periodic signal; processing the feedback signal to eliminate distortion of the feedback signal caused by interference of the periodic signal in the first sub-period; and compensating for the common voltage according to the feedback signal.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for compensating a common voltage, which is applied to a display device, the method comprising: generating a feedback signal by acquiring a real-time monitoring result of a feedback signal line on the common voltage, wherein the feedback signal comprises a plurality of time periods, each of the time periods comprising a first sub-period in which the feedback signal is interfered by a periodic signal and a second sub-period in which the feedback signal is not interfered by the periodic signal; processing the feedback signal to eliminate distortion of the feedback signal caused by interference of the periodic signal in the first sub-period; and compensating for the common voltage according to the feedback signal processed, wherein the feedback signal comprises n time periods, where n is a positive integer greater than 1; and wherein processing the feedback signal to eliminate distortion of the feedback signal caused by interference of the periodic signal in the first sub-period further comprises: in the second sub-period of a j-th period, keeping the feedback signal unchanged, and recording a waveform of the feedback signal in the second sub-period, where 1 in the first sub-period of a (j+1)-th period, according to the waveform recorded in the second sub-period of the j-th period, fitting the waveform of the feedback signal in the first sub-period, and changing the feedback signal to the waveform obtained by the fitting: wherein the waveform obtained by the fitting in the first sub-period of a (j+1)-th period and the waveform recorded in the second sub-period of the j-th period follow a same waveform function. 2. The method for compensating a common voltage according to claim 1 , wherein processing the feedback signal to eliminate distortion of the feedback signal caused by interference of the periodic signal in the first sub-period comprises: determining a first sub-time period and a second sub-time period according to a timing of the periodic signal. 3. The method for compensating a common voltage according to claim 1 , further comprising a block of setting a time length of the first sub-period, the block comprises: measuring, for a plurality of times, a duration time length in which the periodic signal interferes the feedback signal to cause the feedback signal to be distorted each time; and calculating an average value of a plurality of duration time lengths measured, and setting the average value as the time length of the first sub-period. 4. The method for compensating a common voltage according to claim 1 , wherein a time length of the first sub-period ranges from 0.5 μs to 2 μs.

Assignees

Inventors

Classifications

  • G09G3/3655Primary

    Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors · CPC title

  • by monitoring one or more pixels in the display panel, e.g. by monitoring a fixed reference pixel · CPC title

  • G09G3/3696Primary

    Generation of voltages supplied to electrode drivers · CPC title

  • Reduction of after-image effects · CPC title

  • Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11404019B2 cover?
The present disclosure provides a method for compensating a common voltage. The method for compensating a common voltage includes: generating a feedback signal by acquiring a real-time monitoring result of a feedback signal line on the common voltage, the feedback signal including a plurality of time periods, each of the time periods including a first sub-period in which the feedback signal is …
Who is the assignee on this patent?
Fuzhou Boe Optoelectronics Tech Co Ltd, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3655. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 02 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).