Offset drift compensation

US11398799B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11398799-B2
Application numberUS-201916701502-A
CountryUS
Kind codeB2
Filing dateDec 3, 2019
Priority dateMar 23, 2018
Publication dateJul 26, 2022
Grant dateJul 26, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An offset drift compensation circuit for correcting offset drift that changes with temperature. In one example, offset drift compensation circuit includes a low temperature offset compensation circuit and a high temperature offset circuit. The low temperature offset compensation circuit is configured to compensate for drift in offset at a first rate below a selected temperature. The high temperature offset compensation circuit is configured to compensate for drift in offset at a second rate above the selected temperature. The first rate is different from the second rate.

First claim

Opening claim text (preview).

What is claimed is: 1. An offset drift compensation circuit, comprising: a low temperature offset compensation circuit configured to compensate for drift in offset; and a high temperature offset compensation circuit configured to compensate for drift in offset; wherein the low temperature offset compensation circuit is configured to: provide an offset compensation ramp voltage in response to a temperature of the offset drift compensation circuit being less than or equal to a first temperature; and provide a fixed offset compensation voltage in response to the temperature of the offset drift compensation circuit being above the first temperature. 2. The offset drift compensation circuit of claim 1 , in which the low temperature offset compensation circuit includes a bandgap voltage circuit and a base-emitter voltage circuit, wherein: a current flows through the bandgap voltage circuit to the base-emitter voltage circuit; and the current flowing through the bandgap voltage circuit is set to determine the first temperature. 3. The offset drift compensation circuit of claim 2 , in which the bandgap voltage circuit includes: a first transistor having first and second current terminals and a first control terminal, in which the first current terminal is coupled to a positive voltage supply terminal through a first resistor, and the second current terminal is coupled to a ground terminal through a second resistor; a second transistor having third and fourth current terminals and a second control terminal, in which the third current terminal is coupled to the positive voltage supply terminal through a third resistor, and the fourth current terminal is coupled to the ground terminal through the second resistor; and an amplifier having a first and second inputs and an output, wherein the first input is coupled to the first current terminal, and the second input is coupled to the third current terminal. 4. The offset drift compensation circuit of claim 1 , including a current mirror circuit coupled to the low temperature offset compensation circuit and to the high temperature offset circuit. 5. An offset drift compensation circuit, comprising: a low temperature offset compensation circuit configured to compensate for drift in offset; and a high temperature offset compensation circuit configured to compensate for drift in offset; wherein the high temperature offset compensation circuit is configured to: generate an offset compensation ramp voltage responsive to a temperature of the offset drift compensation circuit being higher than or equal to a second temperature; and generate a fixed offset compensation voltage responsive to the temperature of the offset drift compensation circuit being below the second temperature. 6. The offset drift compensation circuit of claim 5 , in which the high temperature offset compensation circuit includes a bandgap voltage circuit and a base-emitter voltage circuit, in which: a current flows through the base-emitter voltage circuit to the bandgap voltage circuit; and the current flowing through the bandgap voltage circuit is set to determine the second temperature. 7. The offset drift compensation circuit of claim 6 , in which the bandgap voltage circuit includes: a first transistor having first and second current terminals and a first control terminal, in which the first current terminal is coupled to a positive voltage supply terminal through a first resistor, and the second current terminal is coupled to a ground terminal through a second resistor; a second transistor having third and fourth current terminals and a second control terminal, in which the third current terminal is coupled to the positive voltage supply terminal through a third resistor, and the fourth current terminal is coupled to the ground terminal through the second resistor; and an amplifier having a first and second inputs and an output, wherein the first input is coupled to the first current terminal, and the second input is coupled to the third current terminal. 8. The offset drift compensation circuit of claim 5 , including: a first current digital to analog converter configured to set a rate of change of the offset compensation ramp voltage starting at the first temperature; and a second current digital to analog converter configured to set a rate of change of the offset compensation ramp voltage starting at the second temperature. 9. A bandgap voltage circuit comprising: a first transistor having first and second transistor current terminals and a first control terminal; a first resistor having first and second resistor terminals, the first resistor terminal connected to a voltage supply terminal, and the second resistor terminal connected to the first transistor current terminal; a second resistor having third and fourth resistor terminals, the third resistor terminal connected to the second transistor current terminal; a second transistor having third and fourth transistor current terminals and a second control terminal, in which the fourth transistor current terminal is connected to the fourth resistor terminal a third resistor having fifth and sixth resistor terminals, the fifth resistor terminal connected to the fourth resistor terminal, and the sixth resistor terminal connected to a ground terminal; a fourth resistor having seventh and eighth resistor terminals, the seventh resistor terminal connected to the voltage supply terminal, and the eighth resistor terminal connected to the third transistor current terminal; a first amplifier having first and second amplifier inputs and a first amplifier output, wherein the first amplifier input is connected to the first transistor current terminal, the second amplifier input is connected to the third transistor current terminal, and the first amplifier output is coupled to the first and second control terminals; a second amplifier having third and fourth amplifier inputs and a second amplifier output, wherein the third amplifier input is connected to the first amplifier output; a third transistor having fifth and sixth transistor current terminals and a third control terminal, wherein the fifth transistor current terminal is configured to provide a current that is proportional to a voltage at the first amplifier output, the sixth transistor current terminal is coupled to the fourth amplifier input, and the third control input is coupled to the second amplifier output; and a fifth resistor having ninth and tenth resistor terminals, wherein the ninth resistor terminal is connected to the sixth transistor current terminal, and the tenth resistor terminal is connected to the ground terminal. 10. The bandgap voltage circuit of claim 9 , wherein the first and second transistors are bipolar junction transistors, and the third transistor is a MOSFET.

Assignees

Inventors

Classifications

  • the amplifier being protected to temperature influence · CPC title

  • the temperature dependence being controlled by referencing to the band gap · CPC title

  • with field-effect devices (H03F3/347 takes precedence) · CPC title

  • H03F1/301Primary

    in MOSFET amplifiers (H03F1/303, H03F1/305, H03F1/308 take precedence) · CPC title

  • Circuitry to compensate the offset being present in an amplifier · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11398799B2 cover?
An offset drift compensation circuit for correcting offset drift that changes with temperature. In one example, offset drift compensation circuit includes a low temperature offset compensation circuit and a high temperature offset circuit. The low temperature offset compensation circuit is configured to compensate for drift in offset at a first rate below a selected temperature. The high temper…
Who is the assignee on this patent?
Texas Instruments Inc
What technology area does this patent fall under?
Primary CPC classification H03F1/301. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 26 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).