Array substrate and light field display device with overlapping signal lines

US11398540B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11398540-B2
Application numberUS-201916638703-A
CountryUS
Kind codeB2
Filing dateMar 22, 2019
Priority dateNov 13, 2018
Publication dateJul 26, 2022
Grant dateJul 26, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An array substrate is provided, including a substrate, wherein the substrate is provided with a plurality of electrodes and a plurality of first signal lines, each of the electrodes being correspondingly connected with a first signal line. In some examples, the first signal lines extend in the same direction. In some examples, at least two of the plurality of first signal lines are located in different layers of an insulating spacer from each other. In some examples, orthographic projections on the substrate of at least two of the first signal lines in the different layers at least partially overlap. Accordingly, a light field display device comprising the array substrate is also provided. The array substrate can reduce a light-emitting point size and increase a density distribution of light-emitting points.

First claim

Opening claim text (preview).

The invention claimed is: 1. An array substrate, comprising: a substrate; a plurality of electrodes on the substrate, the plurality of electrodes arranged in a first matrix and divided into a plurality of groups, each group comprising at least two of the plurality of electrodes arranged along a first direction; and a plurality of first signal lines on the substrate extending along the first direction, each of the plurality of electrodes connected to one of the plurality of first signal lines, with at least two first signal lines of the plurality of first signal lines located in different layers of an insulating spacer from each other; wherein the first direction is a row direction or a column direction of the first matrix; and wherein at least two first signal lines of the plurality of first signal lines are connected to at least two electrodes in one group, being located in different layers of the insulating spacer from each other, and wherein orthographic projections on the substrate of any of the at least two first signal lines in one group and in the different layers at least partially overlap. 2. The array substrate of claim 1 , wherein any two of the first signal lines in one group are located in different layers of the insulating spacer from each other, and orthographic projections on the substrate of any two first signal lines at least partially overlap. 3. The array substrate of claim 2 , wherein the at least two first signal lines in one group are orthographically projected on the substrate in a projection area, a width of the projection area being equal to a maximum width of the at least two first signal lines in one group. 4. The array substrate of claim 1 , wherein each of the plurality of electrodes is connected to one of the plurality of first signal lines through a first connecting member, the first connecting member being located at a side of the one of the plurality of first signal lines along a direction of a width of the one of the plurality of first signal lines. 5. The array substrate of claim 4 , wherein the first connecting member comprises a first connecting portion and a second connecting portion, the first connecting portion and a correspondingly connected first signal line being disposed in a first layer, and the second connecting portion being connected to a corresponding electrode. 6. The array substrate of claim 5 , wherein the second connecting portion and a first signal line farthest from the substrate are disposed in a second layer; and a first insulating layer is disposed between the first connecting portion and the second connecting portion, the first insulating layer corresponding to first signal lines excepting the first signal line farthest from the substrate, and the first insulating layer being provided with a first via hole, wherein the second connecting portion is correspondingly connected to the first connecting portion through a third connecting portion filled in the first via hole. 7. The array substrate according to claim 6 , wherein at least one of the first via holes comprises at least two first sub-via holes arranged and connected along an axial direction thereof, each of the first sub-via holes being filled with a sub-portion of the third connecting portion. 8. The array substrate of claim 1 , further comprising a plurality of second signal lines, intersecting with the plurality of first signal lines in a non-display region, wherein each of the plurality of electrodes corresponds to one of the plurality of second signal lines; and each of the plurality of electrodes is connected to the corresponding second signal line through a corresponding one of the plurality of first signal lines. 9. The array substrate of claim 8 , further comprising a plurality of light-emitting units arranged in a second matrix, each of the plurality of light-emitting units comprising a plurality of light-emitting points arranged in a third matrix, wherein each of the plurality of light-emitting points is configured to be driven by one of the plurality of electrodes; and of any two of the plurality of light-emitting units arranged along the first direction, each two electrodes having a same position in any two corresponding third matrices are connected to a same second signal line through two corresponding first signal lines. 10. The array substrate of claim 8 , further comprising a plurality of light-emitting units arranged in a second matrix, each of the plurality of light-emitting units comprising a plurality of light-emitting points arranged in a third matrix, wherein each of the plurality of light-emitting points is configured to be driven by one of the plurality of electrodes; and of any two of the plurality of light-emitting units arranged along the first direction, each two electrodes having a same position in any two corresponding third matrices are connected to a same second signal line through a same first signal line. 11. The array substrate of claim 8 , wherein a second insulating layer is disposed between the corresponding first signal line and the corresponding second signal line, the second insulating layer being provided with a second via hole, wherein the corresponding first signal line and the corresponding second signal line are connected by a second connecting member extending through the second via hole. 12. The array substrate of claim 11 , wherein at least one of the second via holes comprises at least two second sub-via holes arranged and connected along an axial direction thereof, and each of the second sub-via holes being filled with a sub-portion of a fourth connecting portion. 13. The array substrate of claim 1 , wherein at least five first signal lines of the plurality of first signal lines are located in different layers of the insulating spacer from each other, and orthographic projections on the substrate of the at least five first signal lines in the different layers completely overlap. 14. A light field display device, comprising: an array substrate, the array substrate comprising a substrate, a plurality of electrodes, and a plurality of first signal lines; and a power supplying circuit, wherein the plurality of electrodes and the plurality of signal first lines are disposed on the substrate; each of the plurality of electrodes is connected to one of the plurality of first signal lines; the plurality of first signal lines extends along a first direction; at least two first signal lines of the plurality of first signal lines are located in different layers of an insulating spacer from each other; and orthographic projections on the substrate of the at least two first signal lines in the different layers at least partially overlap. 15. The light field display device of claim 14 , wherein the substrate further comprises a plurality of second signal lines, intersecting with the plurality of first signal lines in a non-display region, where each of the plurality of electrodes corresponds to one of the plurality of second signal lines; and each of the plurality of electrodes is connected to the corresponding second signal line through a corresponding one of the plurality of first signal lines. 16. The light field display device of claim 14 , wherein the light field display device is configured to implement 3D display via the display. 17. A method for fabricating a display for a light field display device, the method comprising: disposing a plurality of signal lines on a substrate; disposing a plurality of electrodes on the substrate; and connecting the plurality of electrodes to the plurali

Assignees

Inventors

Classifications

  • semiconductive, e.g. using light-emitting diodes [LED] · CPC title

  • G09G3/3208Primary

    organic, e.g. using organic light-emitting diodes [OLED] · CPC title

  • for viewing without the aid of special glasses, i.e. using autostereoscopic displays · CPC title

  • Layout of electrodes and connections · CPC title

  • to produce spatial visual effects · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11398540B2 cover?
An array substrate is provided, including a substrate, wherein the substrate is provided with a plurality of electrodes and a plurality of first signal lines, each of the electrodes being correspondingly connected with a first signal line. In some examples, the first signal lines extend in the same direction. In some examples, at least two of the plurality of first signal lines are located in d…
Who is the assignee on this patent?
Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3208. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 26 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).