Catalyst influenced chemical etching for fabricating three-dimensional SRAM architectures

US11355397B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11355397-B2
Application numberUS-202016872651-A
CountryUS
Kind codeB2
Filing dateMay 12, 2020
Priority dateMay 13, 2019
Publication dateJun 7, 2022
Grant dateJun 7, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for fabricating a three-dimensional (3D) static random-access memory (SRAM) architecture using catalyst influenced chemical etching (CICE). Utilizing CICE, semiconductor fins can be etched with no etch taper, smooth sidewalls and no maximum height limitation. CICE enables stacking of as many nanosheet layers a desired and also enables a 3D stacked architecture for SRAM cells. Furthermore, CICE can be used to etch silicon waveguides thereby creating waveguides with smooth sidewalls to improve transmission efficiency and, for photon-based quantum circuits, to eliminate charge fluctuations that may affect photon indistinguishability.

First claim

Opening claim text (preview).

The invention claimed is: 1. A three-dimensional (3D) SRAM device comprising: two or more nanosheet FETs that are stacked vertically, along a vertical direction of a fin, on top of each other, wherein a wall angle of said fin is greater than 89.5 degrees, wherein said one or more nanosheet FETs are created using two or more layers of material different in at least one of the following: material, morphology, porosity, etch rates, thermal processing rates, doping concentration and dopant material; and said one or more nanosheet FETs are separated by a material with a different composition than that of said fin or are separated by air. 2. The device as recited in claim 1 , wherein said fin comprises lateral layers of semiconducting materials with all around dielectric and gate metals. 3. The device as recited in claim 2 , wherein said lateral layers are made by etching alternating layers of silicon and silicon-germanium. 4. The device as recited in claim 3 , wherein said etching is performed by catalyst influenced chemical etching, wherein a catalyst of said catalyst influenced chemical etching comprises ruthenium. 5. The device as recited in claim 1 , wherein said wall angle is measured with respect to a critical feature dimension on top of said fin and at a bottom of said fin. 6. The device as recited in claim 1 , wherein a base of one of said one or more nanosheet FETs is surrounded by a dielectric for shallow trench isolation. 7. The device as recited in claim 1 , wherein at least one contact-node of a nanosheet FET of said one or more nanosheet FETs is contacted using a staircase contact. 8. A three-dimensional (3D) SRAM device comprising: two or more fin field-effect transistors (FinFETs) that are stacked vertically, along a vertical direction of a fin, on top of each other, wherein a wall angle of said fin is greater than 89.5 degrees, wherein said one or more FinFETs are created using two or more layers of a material different in at least one of the following: material, morphology, porosity, etch rates, thermal processing rates, doping concentration and dopant material; and said one or more FinFETs are separated by a material with a different composition than that of said fin or are separated by air. 9. The device as recited in claim 8 , wherein said fin comprises semiconducting material surrounded by dielectric and gate metals to form a transistor. 10. The device as recited in claim 8 , wherein said wall angle is measured with respect to a critical feature dimension on top of said fin and at a bottom of said fin. 11. The device as recited in claim 8 , wherein a base of one of said one or more FinFETs is surrounded by a dielectric for shallow trench isolation. 12. The device as recited in claim 8 , wherein at least one contact-node of a FinFET of said one or more FinFETs is contacted using a staircase contact. 13. The device as recited in claim 8 , wherein said fin comprises lateral layers of semiconducting materials with all around dielectric and gate metals, wherein said lateral layers are made by etching alternating layers of silicon and silicon-germanium, wherein said etching is performed by catalyst influenced chemical etching, wherein a catalyst of said catalyst influenced chemical etching comprises ruthenium.

Assignees

Inventors

Classifications

  • H10P50/642Primary

    Chemical etching · CPC title

  • of Group IV materials · CPC title

  • Manufacture or treatment · CPC title

  • by etching · CPC title

  • high refractive index type, i.e. high-contrast waveguides · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11355397B2 cover?
A method for fabricating a three-dimensional (3D) static random-access memory (SRAM) architecture using catalyst influenced chemical etching (CICE). Utilizing CICE, semiconductor fins can be etched with no etch taper, smooth sidewalls and no maximum height limitation. CICE enables stacking of as many nanosheet layers a desired and also enables a 3D stacked architecture for SRAM cells. Furthermo…
Who is the assignee on this patent?
Univ Texas
What technology area does this patent fall under?
Primary CPC classification H10P50/642. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 07 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).