Logical router comprising disaggregated network elements

US11343121B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11343121-B2
Application numberUS-201916695913-A
CountryUS
Kind codeB2
Filing dateNov 26, 2019
Priority dateNov 26, 2018
Publication dateMay 24, 2022
Grant dateMay 24, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A logical router includes disaggregated network elements that function as a single router and that are not coupled to a common backplane. The logical router includes spine elements and leaf elements implementing a network fabric with front panel ports being defined by leaf elements. Control plane elements program the spine units and leaf to function a logical router. The control plane may define operating system interfaces mapped to front panel ports of the leaf elements and referenced by tags associated with packets traversing the logical router. Redundancy and checkpoints may be implemented for a route database implemented by the control plane elements. The logical router may include a standalone fabric and may implement label tables that are used to label packets according to egress port and path through the fabric.

First claim

Opening claim text (preview).

The invention claimed is: 1. A system comprising: a plurality of disaggregated hardware network elements coupled by a network and not coupled to one another by a common backplane of a chassis; and a control element coupled to the plurality of disaggregated hardware network elements; a route processor executing on the control element and programmed to: create virtual interfaces for each element of leaf elements included in the plurality of disaggregated hardware network elements in an operating system of the control element; wherein the control element is programmed to: receive a packet from an application; look up a virtual local area network (VLAN) tag of a first interface of a first leaf element of the leaf elements; tag the packet with the VLAN tag to obtain a tagged packet; and inject the tagged packet to a second interface of a second leaf element of the leaf elements. 2. The system of claim 1 , wherein the operating system is a LINUX operating system and the virtual interfaces are LINUX interfaces. 3. The system of claim 1 , wherein the first leaf element is programmed to: receive the tagged packet from the second leaf element over the network; strip the VLAN tag from the tagged packet to obtain a stripped packet; and output the stripped packet from a front panel interface of the first leaf element corresponding to the VLAN tag. 4. The system of claim 1 , wherein the control element is a computer system external to the plurality of disaggregated hardware network elements. 5. The system of claim 1 , wherein the plurality of disaggregated hardware network elements and the network implement a self-routing network fabric. 6. The system of claim 5 , wherein the self-routing network fabric implements routing protocols. 7. The system of claim 6 , wherein the plurality of disaggregated hardware network elements further include a plurality of spine elements coupled to back panel ports of the leaf elements. 8. The system of claim 7 , wherein the plurality of spine elements comprise RAMON silicon devices and the leaf elements comprise JERICHO-2 silicon devices. 9. A method comprising: providing a plurality of disaggregated hardware network elements coupled by a network and not coupled to one another by a common backplane of a chassis; and providing a control element coupled to the plurality of disaggregated hardware network elements; creating, by the control element, virtual interfaces for each element of leaf elements included in the plurality of disaggregated hardware network elements in an operating system of the control element; performing, by the control element: receiving a packet from an application; looking up a virtual local area network (VLAN) tag of a first interface of a first leaf element of the leaf elements; tagging the packet with the VLAN tag to obtain a tagged packet; injecting the tagged packet to a second interface of a second leaf element of the leaf elements. 10. The method of claim 9 , further comprising performing, by the first leaf element: receiving the tagged packet from the second leaf element over the network; stripping the VLAN tag from the tagged packet to obtain a stripped packet; and outputting the stripped packet from a front panel interface of the first leaf element corresponding to the VLAN tag. 11. The method of claim 9 , wherein the control element is a computer system external to the plurality of disaggregated hardware network elements. 12. The method of claim 9 , wherein the plurality of disaggregated hardware network elements and the network implement a self-routing network fabric.

Assignees

Inventors

Classifications

  • characterised by the switching fabric construction · CPC title

  • Quantum based scheduling, e.g. credit or deficit based scheduling or token bank · CPC title

  • Router architectures · CPC title

  • Routing software · CPC title

  • Routing tree calculation · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11343121B2 cover?
A logical router includes disaggregated network elements that function as a single router and that are not coupled to a common backplane. The logical router includes spine elements and leaf elements implementing a network fabric with front panel ports being defined by leaf elements. Control plane elements program the spine units and leaf to function a logical router. The control plane may defin…
Who is the assignee on this patent?
Arrcus Inc
What technology area does this patent fall under?
Primary CPC classification H04L45/44. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 24 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).