Negotiating a transmit wake time

US11340681B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11340681-B2
Application numberUS-202017087891-A
CountryUS
Kind codeB2
Filing dateNov 3, 2020
Priority dateMar 17, 2009
Publication dateMay 24, 2022
Grant dateMay 24, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Includes receiving, from a link partner, a message specifying a link partner receive wake time and resolving to a transmit wake time.

First claim

Opening claim text (preview).

What is claimed is: 1. An Ethernet physical layer transceiver (PHY) circuitry for use in a duplex frame communication with a remote link partner, the Ethernet PHY circuitry also to communicate, when the Ethernet PHY circuitry is in operation, with a local medium access controller (MAC) circuitry, the Ethernet PHY circuitry comprising: a physical coding sublayer (PCS) circuitry for use in communicating with the local MAC circuitry; a transmitter circuitry and a receiver circuitry for use in the duplex frame communication; wherein, when the Ethernet PHY circuitry is in the operation: the transmitter circuitry, during at least one negotiation with the remote link partner, is to transmit frame information for use in determining, at least in part, (1) at least one power saving capability of the Ethernet PHY circuitry associated, at least in part, with the duplex frame communication, and (2) a requested wait time that the transmitter circuitry is requesting to wait, prior to resuming data transmission to the remote link partner, following a temporary halt of the data transmission associated, at least in part, with the at least one power saving capability; the transmitter circuitry is to wait a negotiated wait time, prior to the resuming of the data transmission, following the temporary halt of the data transmission associated, at least in part, with the at least one power saving capability of the Ethernet PHY circuitry, the negotiated wait time being determined based, at least in part, upon the requested wait time and another requested wait time, the another requested wait time to be requested during the at least one negotiation by the remote link partner; the at least one power saving capability of the Ethernet PHY circuitry is to be implemented in accordance with at least one programmable power saving policy; and the at least one programmable power saving policy (1) corresponds to at least one of a plurality of power saving modes of operation, and (2) is associated with at least one entry time to enter and/or at least one exit time to exit the at least one of the plurality of power saving modes of operation. 2. The Ethernet PHY circuitry of claim 1 , wherein: the programmable power saving policy is to be implemented, at least in part, via software to be executed by programmable circuitry. 3. The Ethernet PHY circuitry of claim 2 , wherein: the Ethernet PHY circuitry and the local MAC circuitry are comprised in a network switch; the network switch also comprises components in addition to the Ethernet PHY circuitry and the local MAC circuitry; and the at least one programmable power saving policy is also for use in controlling power consumption of the components. 4. The Ethernet PHY circuitry of claim 3 , wherein: processor circuitry comprises the programmable circuitry; and the processor circuitry is external to the Ethernet PHY circuitry. 5. The Ethernet PHY circuitry of claim 4 , wherein: the processor circuitry is also external to both the local MAC circuitry and the PCS circuitry. 6. The Ethernet PHY circuitry of claim 5 , wherein: the requested wait time and the another requested wait time are to be transmitted, at least in part, via link layer discovery protocol (LLDP) type-length-value (TLV) field values; and the resuming of the data transmission is to occur after a wake signal transmission from the transmitter circuitry to the remote link partner. 7. A method implemented using an Ethernet physical layer transceiver (PHY) circuitry, the Ethernet PHY circuitry being for use in a duplex frame communication with a remote link partner, the Ethernet PHY circuitry also to communicate, when the Ethernet PHY circuitry is in operation, with a local medium access controller (MAC) circuitry, the Ethernet PHY circuitry comprising a physical coding sublayer (PCS) circuitry, a transmitter circuitry, and a receiver circuitry, the PCS circuitry being for use in communicating with the local MAC circuitry, the transmitter circuitry and the receiver circuitry being for use in the duplex frame communication, the method comprising: transmitting, from the transmitter circuitry during at least one negotiation with the remote link partner, frame information for use in determining, at least in part, (1) at least one power saving capability of the Ethernet PHY circuitry associated, at least in part, with the duplex frame communication, and (2) a requested wait time that the transmitter circuitry is requesting to wait, prior to resuming data transmission to the remote link partner, following a temporary halt of the data transmission associated, at least in part, with the at least one power saving capability; waiting, by the transmitter circuitry, a negotiated wait time, prior to the resuming of the data transmission, following the temporary halt of the data transmission associated, at least in part, with the at least one power saving capability of the Ethernet PHY circuitry, the negotiated wait time being determined based, at least in part, upon the requested wait time and another requested wait time, the another requested wait time to be requested during the at least one negotiation by the remote link partner; and implementing the at least one power saving capability of the Ethernet PHY circuitry in accordance with at least one programmable power saving policy; and wherein: the at least one programmable power saving policy (1) corresponds to at least one of a plurality of power saving modes of operation, and (2) is associated with at least one entry time to enter and/or at least one exit time to exit the at least one of the plurality of power saving modes of operation. 8. The method of claim 7 , wherein: the programmable power saving policy is to be implemented, at least in part, via software to be executed by programmable circuitry. 9. The method of claim 8 , wherein: the Ethernet PHY circuitry and the local MAC circuitry are comprised in a network switch; the network switch also comprises components in addition to the Ethernet PHY circuitry and the local MAC circuitry; and the at least one programmable power saving policy is also for use in controlling power consumption of the components. 10. The method of claim 9 , wherein: processor circuitry comprises the programmable circuitry; and the processor circuitry is external to the Ethernet PHY circuitry. 11. The method of claim 10 , wherein: the processor circuitry is also external to both the local MAC circuitry and the PCS circuitry. 12. The method of claim 11 , wherein: the requested wait time and the another requested wait time are to be transmitted, at least in part, via link layer discovery protocol (LLDP) type-length-value (TLV) field values; and the resuming of the data transmission is to occur after a wake signal transmission from the transmitter circuitry to the remote link partner. 13. At least one non-transitory computer readable storage medium storing instructions for execution, at least in part, by an Ethernet physical layer transceiver (PHY) circuitry, the Ethernet PHY circuitry being for use in a duplex frame communication with a remote link partner, the Ethernet PHY circuitry also to communicate, when the Ethernet PHY circuitry is in operation, with a local medium access controller (MAC) circuitry, the Ethernet PHY circuitry comprising a physical coding sublayer (PCS) circuitry, a transmitter circuitry, and a receiver circuitry, the PCS circuitry being for use in communicating with the local MAC circuitry, the transmitter circuitry and the receiver circuitry being for use in the duplex frame communication, the instructions, when executed by the Ethernet PHY circuit, resultin

Assignees

Inventors

Classifications

  • G06F1/3203Primary

    Power management, i.e. event-based initiation of a power-saving mode · CPC title

  • Reducing energy consumption in communication networks · CPC title

  • Monitoring remote activity, e.g. over telephone lines or network connections · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11340681B2 cover?
Includes receiving, from a link partner, a message specifying a link partner receive wake time and resolving to a transmit wake time.
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G06F1/3203. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 24 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).