Display device and manufacturing method thereof

US11333940B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11333940-B2
Application numberUS-202117223100-A
CountryUS
Kind codeB2
Filing dateApr 6, 2021
Priority dateOct 1, 2012
Publication dateMay 17, 2022
Grant dateMay 17, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In a display device having high reliability, even if being a narrow framing type, and a method for manufacturing thereof, having a display panel, being made up with a first substrate 101 and a second substrate 201 , which are adhered with using a seal 301 , a main SOC 302 is disposed like a wall, on a peripheral end portion of the first substrate 101 and the second substrate 201 , and the seal 301 is disposed inwardly of the main SOC 302 . Also, in a method for manufacturing thereof, the main SOC 302 is formed in a region including a cutting plane between the display panel regions neighboring with, and on the cutting plane is made the cutting thereof.

First claim

Opening claim text (preview).

What is claimed is: 1. A liquid crystal display device comprising: a first substrate having a first alignment film; a second substrate having a second alignment film; a driver circuit; and a seal contacting the first alignment film and the second alignment film, wherein the first substrate has a first region and a second region, the first region is a region overlapping with an entire of the second substrate, the second region is a region exposed from the second substrate, a border between the first region and the second region is a first outside edge of the second substrate, the driver circuit is mounted on the second region, the second substrate has a second outside edge, a third outside edge opposite to the second outside edge, and the fourth outside edge opposite to the first outside edge, the first substrate has a fifth outside edge parallel to the second outside edge, a sixth outside edge parallel to the third outside edge, and a seventh outside edge parallel to the fourth outside edge in the first region, a first part of the first alignment film overlaps with a part of the second outside edge or a part of the fifth outside edge, a second part of the first alignment film overlaps with a part of the third outside edge or a part of the sixth outside edge, a third part of the first alignment film overlaps with a part of the fourth outside edge or the seventh outside edge, the first alignment film does not overlap the second region, the first substrate has a glass substrate and an organic passivation film between the glass substrate and the first alignment film, a groove is formed in the organic passivation film, the groove overlaps the seal, and extends along the sixth outside edge, the first substrate has first wirings formed along the sixth outside edge, a first insulating film covers the first wirings, the first wirings are located between the glass substrate and the first insulating film, the first insulating film is between the glass substrate and the organic passivation film, the first wirings overlap the seal, the groove overlaps at least one of the first wirings, the first substrate has second wirings formed along the sixth outside edge, a second insulating film covers the second wirings, the second wirings are located between the first insulating film and the second insulating film, the second insulating film is between the first insulating film and the organic passivation film, the second wirings overlap the seal, the second wirings do not overlap the groove, and the groove is located between two adjacent second wirings. 2. The liquid crystal display device according to claim 1 wherein a fourth part of the first alignment film along the border does not exist beyond the first outside edge. 3. The liquid crystal display device according to claim 2 , wherein the first substrate has a display region and a frame portion outside of the display region in the first region, the seal is provided on the frame region, the fourth part of the first alignment film along the border is between the first outside edge and the display region.

Assignees

Inventors

Classifications

  • G02F1/1339Primary

    Gaskets; Spacers; Sealing of cells · CPC title

  • Manufacturing of individual cells out of a plurality of cells, e.g. by dicing · CPC title

  • Filling or closing of cells · CPC title

  • Wiring, e.g. gate line, drain line · CPC title

  • Drivers integrated on the active matrix substrate (G02F1/136277 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11333940B2 cover?
In a display device having high reliability, even if being a narrow framing type, and a method for manufacturing thereof, having a display panel, being made up with a first substrate 101 and a second substrate 201 , which are adhered with using a seal 301 , a main SOC 302 is disposed like a wall, on a peripheral end portion of the first substrate 101 and the second substrate 201 , and …
Who is the assignee on this patent?
Japan Display Inc
What technology area does this patent fall under?
Primary CPC classification G02F1/1339. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 17 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).