Display apparatus and manufacturing method thereof

US11315993B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11315993-B2
Application numberUS-201916508265-A
CountryUS
Kind codeB2
Filing dateJul 10, 2019
Priority dateSep 4, 2018
Publication dateApr 26, 2022
Grant dateApr 26, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display apparatus includes a plurality of pixels. Each pixel of the pixels includes a thin film transistor, a first insulating pattern positioned on the thin film transistor, a pixel electrode positioned on the first insulating pattern, and a second insulating pattern covering an edge of the pixel electrode and contacting an edge of the first insulating pattern.

First claim

Opening claim text (preview).

What is claimed is: 1. A display apparatus comprising: a plurality of pixels, wherein each pixel of the pixels comprises: a thin film transistor; a first insulating pattern positioned on the thin film transistor; a pixel electrode positioned on the first insulating pattern; and a second insulating pattern covering an edge of the pixel electrode, wherein the second insulating pattern covers a side surface of the first insulating pattern, wherein each of the first insulating patterns and the second insulating patterns of the plurality of pixels is in a form of an island, each of the first insulating patterns and the second insulating patterns in the form of the island being spaced from other first insulating patterns and other second insulating patterns in a plan view of the display apparatus and a cross-sectional view of the display apparatus. 2. The display apparatus of claim 1 , wherein the first insulating pattern comprises a hole partially exposing an electrode of the thin film transistor. 3. The display apparatus of claim 2 , wherein the second insulating pattern overlaps an edge of the hole. 4. The display apparatus of claim 1 , further comprising an insulating layer positioned between a component of the thin film transistor and the first insulating pattern. 5. The display apparatus of claim 1 , wherein the pixels comprise a first pixel and a second pixel, and wherein a first distance between the first insulating pattern of the first pixel and the first insulating pattern of the second pixel is greater than a second distance between the second insulating pattern of the first pixel and the second insulating pattern of the second pixel. 6. A display apparatus comprising: an insulator; thin film transistors; a first insulating layer on the thin film transistors; pixel electrodes on the first insulating layer; and a second insulating layer covering edges of the pixel electrodes, wherein the first insulating layer comprises a plurality of first insulating patterns having different sizes, and/or the second insulating layer comprises a plurality of second insulating patterns having different sizes, wherein the first insulating patterns and the second insulating patterns are in a form of an island and spaced from other first insulating patterns and other second insulating patterns in a plan view of the display apparatus and a cross-sectional view of the display apparatus, wherein the first insulating patterns include a first insulating island and a second insulating island that are spaced from each other, wherein the pixel electrodes include a first pixel electrode and a second pixel electrode that are respectively disposed on the first insulating island and the second insulating island, and wherein the first insulating island is positioned between the first pixel electrode and the insulator, directly contacts the insulator, exposes an exposed portion of the insulator, and is surrounded by the exposed portion of the insulator in the plan view of the display apparatus. 7. The display apparatus of claim 6 , wherein a first distance between the first insulating patterns is greater than a second distance between the second insulating patterns. 8. The display apparatus of claim 6 , wherein the number of the first insulating patterns of the first insulating layer is the same as the number of the second insulating patterns of the second insulating layer. 9. The display apparatus of claim 6 , the number of the first insulating patterns of the first insulating layer is different from the number of the second insulating patterns of the second insulating layer. 10. The display apparatus of claim 6 , wherein each of some of the plurality of first insulating patterns is shared by at least two pixels and each of some of the plurality of second insulating patterns is shared by at least two pixels.

Assignees

Inventors

Classifications

  • Connection of the pixel electrodes to the thin film transistors [TFT] · CPC title

  • H10K59/124Primary

    Insulating layers formed between TFT elements and OLED elements · CPC title

  • the pixel elements being TFTs · CPC title

  • Encapsulations · CPC title

  • Cathodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11315993B2 cover?
A display apparatus includes a plurality of pixels. Each pixel of the pixels includes a thin film transistor, a first insulating pattern positioned on the thin film transistor, a pixel electrode positioned on the first insulating pattern, and a second insulating pattern covering an edge of the pixel electrode and contacting an edge of the first insulating pattern.
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10K59/124. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 26 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).