Method and apparatus for duty-cycle correction of high speed i/o
US-2019272804-A1 · Sep 5, 2019 · US
US11314107B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11314107-B2 |
| Application number | US-202016818832-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 13, 2020 |
| Priority date | Sep 27, 2018 |
| Publication date | Apr 26, 2022 |
| Grant date | Apr 26, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present invention facilitates optical modulation skew adjustment. Components of an on chip optical device driver system can cooperatively operate to provide modulated driver signals to drive configuration of optical signals. A serializer is configured to receive parallel data signals and forward corresponding serial data signals. A multiplexing component is configured to selectively output an in-phase component and a quadrature component of the serial data signals, including implementing skew adjustments to aspects of a first output signal and a second output signal. An output stage is configured to output signals that modulate an optical signal, including the first output signal and the second output signal. An on chip skew detector is configured to detect a skew difference between the first output signal and the second output signal. A skew calibration component is configured to direct skew adjustment between the first output signal and the second output signal.
Opening claim text (preview).
What is claimed is: 1. An on chip optical device driver system: an on chip serializer configured to receive parallel data signals and forward a corresponding serial data signals; an on chip multiplexing component configured to selectively output an in-phase component and a quadrature component of the serial data signals, including implementing skew adjustments to aspects of a first output signal included in a first lane and a second output signal included in the first lane; an on chip output stage configured to output signals from the multiplexing component, including the first output signal included in the first lane and the second output signal included the first lane; an on chip skew detector configured to detect a skew difference between the first output signal included in first lane and a second output signal included in a second lane; and an on chip skew calibration component configured to direct skew adjustment between the first output signal included in the first lane and the second output signal included in the second lane. 2. The driver system of claim 1 further comprising a first switch configured to selectively couple the on chip skew calibration component to the skew detector and the output stage; and a second switch configured to selectively couple the on chip skew calibration component to an in-phase interpolator aspect and a quadrature interpolator aspect of the skew adjustment component. 3. The driver system of claim 1 wherein the skew calibration component comprises an analog comparator and a digital to analog converter. 4. The driver system of claim 3 wherein the digital to analog converter is configured to tune to mismatches in a loop. 5. The driver system of claim 1 wherein the multiplexing component comprises: a multiplexer configured to selectively output an in-phase component and a quadrature component of the serial data signals; a first phase interpolator component configured to forward an in-phase selection signal to the multiplexer; and a second phase interpolator component configured to forward quadrature selection signal to the multiplexer. 6. The driver system of claim 1 wherein the skew is adjusted so there is zero skew difference between the first output signal and the second output signal of the second lane. 7. The driver system of claim 1 wherein the skew is adjusted so there is fixed skew difference between the first output signal and the second output signal of the second lane. 8. The driver system of claim 1 wherein the first lane and second land are modulation lanes. 9. The driver system of claim 8 wherein the first output signal is a positive signal of the first lane and the second output signal is a negative signal of the second lane.
Operation of devices; Circuit arrangements, not otherwise provided for in this subclass · CPC title
Distribution of clock signals {, e.g. skew} · CPC title
using external modulation · CPC title
of transmitters · CPC title
Arrangements for monitoring or testing transmission systems; Arrangements for fault measurement of transmission systems · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.