Reconfigurable optical receivers for extended maximum input signals

US11309845B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11309845-B2
Application numberUS-202016838289-A
CountryUS
Kind codeB2
Filing dateApr 2, 2020
Priority dateSep 10, 2018
Publication dateApr 19, 2022
Grant dateApr 19, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In optical receivers, extending the transimpedance amplifier's (TIA) dynamic range is a key to increasing the receiver's dynamic range, and therefore increase the channel capacity. Ideally, the TIA requires controllable gain, whereby the receiver can modify the characteristics of the TIA and/or the VGA to process high power incoming signals with a defined maximum distortion, and low power incoming signals with a defined maximum noise. A solution to the problem is to provide TIA's with reconfigurable feedback resistors, which are adjustable based on the level of power, e.g. current, generated by the photodetector, and variable load resistors, which are adjustable based on the change in impedance caused by the change in the feedback resistor.

First claim

Opening claim text (preview).

We claim: 1. A trans-impedance amplifier (TIA) configured for converting an input current into an output voltage, comprising: a first feedback loop including: a first input for receiving the input current; a first transistor including a first terminal and a second terminal, the first terminal connected to the first input, and the second terminal connected to a first output; and a first variable feedback resistor between the first terminal and the second terminal; a first variable load resistor connected between a voltage source and the second terminal; and a gain control circuit configured for transmitting a first feedback resistor control signal for reconfiguring a first feedback resistance of the first variable feedback resistor for adjusting gain of the TIA, and configured for transmitting a first variable load resistor control signal to the first variable load resistor for reconfiguring a first load resistance of the first variable load resistor; wherein the gain control circuit is also configured for sensing an output of the TIA, and based on the output of the TIA adjusting, at least, one of the first variable load resistor and the first variable feedback resistor. 2. The TIA according to claim 1 , further comprising: a biasing component for biasing the first transistor; wherein the first transistor also includes a third terminal connected to the biasing component; and wherein the gain control circuit is configured for transmitting a bias control signal to the biasing component for adjusting the biasing component to change a transconductance of the TIA to compensate for a change in impedance caused by a change in the first feedback resistance. 3. The TIA according to claim 2 , wherein the biasing component comprises a DC current source. 4. The TIA according to claim 1 , wherein the gain control circuit is configured for reducing the resistance of the first variable load resistor when a level of the input current is within an upper part of a dynamic range of the TIA to compensate for a change in impedance caused by a change in the first feedback resistance. 5. The TIA according to claim 1 , wherein the first variable load resistor comprises: a load transistor in parallel with a load resistor component; wherein the load resistor control signal is configured for biasing the load transistor to adjust the first load resistance provided by the load resistor component. 6. The TIA according to claim 1 , wherein the first variable load resistor comprises a first load resistor component and a second load resistor component connected in series; and further comprising a load resistor control circuit in between the first load resistor component and the second load resistor component; wherein the load resistor control signal is configured for turning the load resistor control circuit on, thereby shorting the second load resistor component and adjusting the resistance provided by the first variable load resistor. 7. The TIA according to claim 1 , wherein the first variable load resistor comprises: a plurality of load resistor components in parallel; and a switch in series with each load resistor component; wherein the first variable load resistor control signal selects which switch and therefore which of the plurality of load resistor components provides resistance. 8. The TIA according to claim 1 , wherein the gain control circuit is configured for adjusting the first variable load resistor based on the output of the TIA to compensate for a change in impedance caused by a change in the first feedback resistance. 9. The TIA according to claim 1 , wherein the gain control circuit is configured for adjusting the first variable feedback resistor based on the output of the TIA. 10. The TIA according to claim 1 , further comprising a variable gain amplifier (VGA) configured for amplifying the output voltage; wherein the gain control circuit is also configured for transmitting a VGA gain control signal to the VGA for adjusting VGA gain of the VGA. 11. The TIA according to claim 10 , wherein the gain control circuit is also configured for sensing an output of the VGA, and adjusting the VGA gain based on the output of the VGA. 12. The TIA according to claim 1 , further comprising: a second feedback loop comprising: a second input forming a differential input with the first input; a second transistor forming a differential pair with the first transistor; the second transistor including fourth and fifth terminals, the fourth terminal connected to the second input, and the fifth terminal connected to a second output; and a second feedback resistor between the fourth terminal and the fifth terminal; and a second variable load resistor connected between the voltage source and the fifth terminal in parallel with the fourth terminal; wherein the gain control circuit is also configured for transmitting a second feedback resistor control signal for reconfiguring a second feedback resistance of the second feedback resistor, and configured for transmitting a second variable load resistor control signal to the second variable load resistor for reconfiguring a second load resistance of the second variable load resistor to compensate for a change in impedance caused by a change in the second feedback resistance. 13. A trans-impedance amplifier (TIA) configured for converting an input current into an output voltage, comprising: a first feedback loop including: a first input for receiving an input current; a first transistor including a first terminal, a second terminal and a third terminal, the first terminal connected to the first input, and the second terminal connected to a first output; and a first variable feedback resistor between the first terminals and the second terminals; a variable biasing component connected to the third terminal in parallel; and a gain control circuit configured for transmitting a first feedback resistor control signal for reconfiguring a first feedback resistance of the first variable feedback resistor for adjusting gain of the TIA, and configured for transmitting a biasing control signal to the variable biasing component for reconfiguring a transconductance of the variable biasing component; wherein the gain control circuit is also configured for sensing an output of the TIA, and based on the output of the TIA adjusting, at least, one of the transconductance of the variable biasing component and the first variable feedback resistor. 14. The TIA according to claim 13 , wherein the biasing component comprises a DC current source. 15. The TIA according to claim 13 , wherein the gain control circuit is configured for reducing the transconductance of the variable biasing component when a level of the input current is within an upper part of a dynamic range of the TIA. 16. The TIA according to claim 13 , wherein the gain control circuit is configured for adjusting the transconductance of the variable biasing component based on the output of the TIA. 17. The TIA according to claim 13 , wherein the gain control circuit is configured for adjusting the first variable feedback resistor based on the output of the TIA. 18. The TIA according to claim 13 , further comprising a variable gain amplifier (VGA) configured for amplifying the output voltage; wherein the gain control circuit is also configured for transmitting a VGA gain control signal to the VGA for adjusting VGA gain of the VGA. 19. The TIA according to claim 18 , wherein the gain control circuit is also configured for sensing an output of the VGA,

Assignees

Inventors

Classifications

  • Long tailed pairs (H03F3/45112, H03F3/45139 take precedence) · CPC title

  • using IC blocks as the active amplifying circuit · CPC title

  • H03F1/086Primary

    with FET's · CPC title

  • in receivers or transmitters for electromagnetic waves other than radiowaves, e.g. lightwaves (H03G3/32, H03G3/34 take precedence) · CPC title

  • using discontinuously variable devices, e.g. switch-operated · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11309845B2 cover?
In optical receivers, extending the transimpedance amplifier's (TIA) dynamic range is a key to increasing the receiver's dynamic range, and therefore increase the channel capacity. Ideally, the TIA requires controllable gain, whereby the receiver can modify the characteristics of the TIA and/or the VGA to process high power incoming signals with a defined maximum distortion, and low power incom…
Who is the assignee on this patent?
Elenion Tech Llc, Nokia Solutions & Networks Oy
What technology area does this patent fall under?
Primary CPC classification H03F1/086. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 19 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).