Optical coupling with undercut protection from underfill

US11280971B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11280971-B2
Application numberUS-202016988890-A
CountryUS
Kind codeB2
Filing dateAug 10, 2020
Priority dateAug 10, 2020
Publication dateMar 22, 2022
Grant dateMar 22, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An underfill adhesive may be used to mechanically stabilize a photonic integrated circuit chip (PIC) onto an electrical substrate; however, when the PIC is optically coupled to an external optical fiber at or near an edge of the chip, e.g. using an edge coupler, the underfill may flow into the optical interface impacting optical coupling quality. A photonic integrated circuit apparatus according to the disclosure comprises an electrical substrate, which includes a cavity underneath the edge coupler for preventing underfill material from entering the optical interface by impeding capillary action thereof.

First claim

Opening claim text (preview).

I claim: 1. An apparatus comprising: a photonic integrated circuit (PIC) chip including an optical device layer and an edge coupler for optically coupling the PIC chip to an adjacent end of an optical fiber, via an edge of the PIC chip; an electrical substrate configured to support the PIC chip over a substantially planar surface of the electrical substrate; and a layer of adhesive binding the PIC chip to the substantially planar surface of the electrical substrate; wherein the substantially planar surface of the electrical substrate includes a surface of a cavity, the cavity being at least, partially located between the edge coupler and the electrical substrate. 2. The apparatus of claim 1 , wherein the cavity is partially filled with the adhesive and has a region under the PIC chip free of the adhesive. 3. The apparatus of claim 1 , wherein at least a part of meniscus of the adhesive is inside the cavity. 4. The apparatus of claim 1 , wherein the PIC chip has an outer planar surface facing the cavity, and wherein a portion of said outer planar surface adjacent the edge is free of the adhesive. 5. The apparatus of claim 1 , further comprising the optical fiber. 6. The apparatus according to claim 1 , wherein the cavity, at least, extends under the edge of the PIC chip. 7. The apparatus of claim 6 , wherein the cavity is partially filled with the adhesive and has a region under the PIC chip free of the adhesive. 8. The apparatus of claim 6 , wherein at least a part of meniscus of the adhesive is inside the cavity. 9. The apparatus of claim 6 , wherein the PIC chip has an outer planar surface facing the cavity and a portion of said outer planar surface adjacent the edge is free of the adhesive. 10. The apparatus of claim 6 , further comprising the optical fiber. 11. The apparatus of claim 1 , wherein the cavity extends through the electrical substrate. 12. The apparatus of claim 1 , wherein the PIC chip includes a pit in an outer major surface thereof, some of the adhesive being in the pit. 13. The apparatus of claim 1 , wherein the cavity extends from an inner wall under the PIC chip to an outer edge of the electrical substrate. 14. The apparatus of claim 1 , wherein the PIC chip includes a component extending to an outer surface thereof; and wherein the electrical substrate also includes an additional cavity under the component. 15. The apparatus of claim 14 , further comprising an optical coupler configured to couple light between the component and the device layer; wherein the additional cavity is under an interface between the component and the device layer. 16. The apparatus of claim 14 , wherein the component comprises a light source. 17. The apparatus of claim 14 , wherein the component comprises a thermal phase tuner. 18. The apparatus of claim 1 , wherein the cavity extends from an inner wall under the PIC chip to an outer wall spaced from an outer edge of the electrical substrate. 19. The apparatus of claim 18 , wherein the outer wall is configured at an acute angle to a longitudinal axis of the edge coupler for aligning the optical fiber at the acute angle relative to the edge coupler. 20. The apparatus according to claim 18 , wherein the electrical substrate includes a fiber supporting section in between the outer wall and the outer edge of the electrical substrate.

Assignees

Inventors

Classifications

  • for use between fibre and thin-film device · CPC title

  • containing printed circuit boards [PCB] · CPC title

  • G02B6/4239Primary

    Adhesive bonding; Encapsulation with polymer material · CPC title

  • the coupling comprising intermediate optical elements, e.g. lenses, holograms (encapsulated active devices H01S5/02208) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11280971B2 cover?
An underfill adhesive may be used to mechanically stabilize a photonic integrated circuit chip (PIC) onto an electrical substrate; however, when the PIC is optically coupled to an external optical fiber at or near an edge of the chip, e.g. using an edge coupler, the underfill may flow into the optical interface impacting optical coupling quality. A photonic integrated circuit apparatus accordin…
Who is the assignee on this patent?
Nokia Solutions & Networks Oy
What technology area does this patent fall under?
Primary CPC classification G02B6/4239. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 22 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).