US11276452B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11276452-B2 |
| Application number | US-202016988478-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 7, 2020 |
| Priority date | Apr 14, 2020 |
| Publication date | Mar 15, 2022 |
| Grant date | Mar 15, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A memory system includes a memory device including a first area being refreshed according to a first refresh period and a second area begin refreshed according to a second refresh period longer than the first refresh period. The memory system also includes a memory controller configured to generate a write command and a write data corresponding to a first write request and a first data.
Opening claim text (preview).
What is claimed is: 1. A memory system comprising: a memory device including a first area being refreshed according to a first refresh period and a second area begin refreshed according to a second refresh period longer than the first refresh period; and a memory controller configured to generate a write command and write data corresponding to a first write request and first data, wherein first data corresponding to a first part of the write data is stored in the first area and second data corresponding a second part of the write data is stored in the second area, and wherein the memory controller splits the first write request into a 11th write request and a 12th write request, generates a 11th write command corresponding to the 11th write request and a 12th write command corresponding to the 12th write request to provide the 11th write command and the 12th write command to the memory device, wherein the first data corresponds to the 11th write command the second data corresponds to the 12th write command. 2. The memory system of claim 1 , wherein the first data corresponds to upper bits of the write data and the second data corresponds to lower bits of the write data. 3. The memory system of claim 1 , wherein when a second write request is for an address consecutive to an address for the first write request, the memory controller splits the second write request into a 21st write request and a 22nd write request, generates a first merged command corresponding to the 11th write request and the 21 st write request and a second merged command corresponding to the 12 th write request and the 22nd write request, and provides the first merged command and the second merged command to the memory device. 4. The memory system of claim 1 , further comprising a neural network operation processing circuit providing the first write request and the first write data to the memory controller.
Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor · CPC title
Command handling arrangements, e.g. command buffers, queues, command scheduling · CPC title
Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device (geometrical lay-out of the components in integrated circuits, geometrical lay-out of the components in integrated circuits H10D89/10) · CPC title
Controller construction arrangements · CPC title
Input/output [I/O] data management or control circuits, e.g. reading or writing circuits, I/O drivers or bit-line switches · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.