Modular analog signal multiplexers for differential signals

US11271556B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11271556-B2
Application numberUS-202016923884-A
CountryUS
Kind codeB2
Filing dateJul 8, 2020
Priority dateSep 19, 2019
Publication dateMar 8, 2022
Grant dateMar 8, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An example analog signal multiplexer includes two differential input signal ports for receiving a first and a second differential input signals, IN1 and IN2. The multiplexer further includes a differential output signal port with two output terminals OUT+ and OUT−, for outputting a signal based on one or more of the input signals IN1 and IN2. Furthermore, the multiplexer includes a pair of load elements, and an additional differential output signal port that has two output terminals TERM+ and TERM−. The load elements are not coupled directly to the output terminals OUT+ and OUT−, but, rather, are coupled to the output terminals of the additional output signal port, TERM+ and TERM−, enabling a modular approach where multiple instances of the multiplexer may be combined on an “as-needed” basis to realize multiplexing between a larger number of differential inputs that a single multiplexer would allow.

First claim

Opening claim text (preview).

The invention claimed is: 1. A system comprising a signal multiplexer arrangement, the signal multiplexer arrangement comprising: a first signal multiplexer, including a load and an output stage, where an input of the output stage of the first signal multiplexer is coupled to a first input of the signal multiplexer arrangement, and where an output of the output stage of the first signal multiplexer is coupled to an output of the first signal multiplexer; and a second signal multiplexer, including a load and an output stage, where an input of the output stage of the second signal multiplexer is coupled to a first input of the signal multiplexer arrangement, and where an output of the output stage of the second signal multiplexer is coupled to an output of the second signal multiplexer, wherein: the output of the first signal multiplexer is coupled to the output of the second signal multiplexer, the load of the first signal multiplexer is coupled to the output of the first signal multiplexer, and the load of the second signal multiplexer is de-coupled from the output of the first signal multiplexer and from the output of the second signal multiplexer. 2. The system according to claim 1 , wherein the load of the second signal multiplexer is electrically floating. 3. The system according to claim 1 , wherein: the output stage of the first signal multiplexer is a first output stage, the output stage of the second signal multiplexer is a second output stage, the first signal multiplexer further includes a third output stage, where an input of the third output stage is coupled to a third input of the signal multiplexer arrangement, and where an output of the third output stage is coupled to the output of the first signal multiplexer, and the second signal multiplexer further includes a fourth output stage, where an input of the fourth output stage is coupled to a fourth input of the signal multiplexer arrangement, and where an output of the fourth output stage is coupled to the output of the second signal multiplexer. 4. The system according to claim 3 , wherein each output stage of the first, second, third, and fourth output stages is to provide at the output of the output stage an output signal indicative of an input signal received at the input of the output stage when a bias signal is provided to the output stage. 5. The system according to claim 1 , wherein at least one of the output stages includes a differential pair. 6. The system according to claim 1 , wherein at least one of the output stages includes a differential current mirror. 7. A system comprising a signal multiplexer arrangement, the signal multiplexer arrangement comprising: a first signal multiplexer, including a load and an output stage, where an input of the output stage of the first signal multiplexer is coupled to a first input of the signal multiplexer arrangement, and where an output of the output stage of the first signal multiplexer is coupled to an output of the first signal multiplexer; a second signal multiplexer, including a load and an output stage, where an input of the output stage of the second signal multiplexer is coupled to a first input of the signal multiplexer arrangement, where an output of the output stage of the second signal multiplexer is coupled to an output of the second signal multiplexer, and where the output of the first signal multiplexer is coupled to the output of the second signal multiplexer; and a switch arrangement, to couple and de-couple the load of the first signal multiplexer and the output of the first signal multiplexer. 8. The system according to claim 7 , wherein: the switch arrangement is a first switch arrangement, and the signal multiplexer arrangement further includes a second switch arrangement, to either couple or de-couple the load of the second signal multiplexer and the output of the second signal multiplexer. 9. The system according to claim 8 , wherein the first and second switch arrangements are configured so that: when the first switch arrangement couples the load of the first signal multiplexer and the output of the first signal multiplexer the second switch arrangement de-couples the load of the second signal multiplexer and the output of the second signal multiplexer, and when the second switch arrangement couples the load of the second signal multiplexer and the output of the second signal multiplexer the first switch arrangement de-couples the load of the first signal multiplexer and the output of the first signal multiplexer. 10. The system according to claim 7 , wherein when the first switch arrangement couples the load of the first signal multiplexer and the output of the first signal multiplexer the load of the second signal multiplexer is electrically floating. 11. A signal multiplexer, comprising: an output stage, having an input coupled to an input of the signal multiplexer, and having an output coupled to an output of the signal multiplexer; and a load, wherein: the signal multiplexer is to operate either in a first mode or in a second mode, in the first mode, the load is coupled to the output of the signal multiplexer, and in the second mode, the load is not coupled to the output of the signal multiplexer. 12. The signal multiplexer according to claim 11 , wherein: the output stage is a first output stage, the input of the signal multiplexer is a first input of the signal multiplexer, the signal multiplexer further includes a second output stage, having an input coupled to a second input of the signal multiplexer, and having an output coupled to the output of the signal multiplexer. 13. The signal multiplexer according to claim 12 , further comprising: a first bias signal source, to provide a bias signal for the first output stage; and a second bias signal source, to provide a bias signal for the second output stage, wherein: the signal multiplexer is to provide at the output of the signal multiplexer a signal indicative of an input signal received at the first input of the signal multiplexer when the first bias signal source provides the bias signal to the first output stage, and the signal multiplexer is to provide at the output of the signal multiplexer a signal indicative of an input signal received at the second input of the signal multiplexer when the second bias signal source provides the bias signal to the second output stage. 14. The signal multiplexer according to claim 13 , wherein: the signal multiplexer is to provide at the output of the signal multiplexer a signal that is a combination of the signal indicative of the input signal received at the first input of the signal multiplexer and the signal indicative of the input signal received at the second input of the signal multiplexer when the first bias signal source provides the bias signal to the first output stage and the second bias signal source provides the bias signal to the second output stage. 15. The signal multiplexer according to claim 11 , further comprising a switch arrangement, to change coupling between the load and the output of the signal multiplexer to place the signal multiplexer either in the first mode of operation or the second mode of operation. 16. The signal multiplexer according to claim 11 , wherein the output of the signal multiplexer is a first output, and the signal multiplexer further includes: a second output, separate from the first output, where the load is coupled to the second output; and a resistor arrangement, to change coupling between the load and the output of the signal multiplexer to place the signal multiplex

Assignees

Inventors

Classifications

  • using current steering means · CPC title

  • Multiplexed conversion systems · CPC title

  • in transistor amplifiers (H03F1/10 - H03F1/22 take precedence) · CPC title

  • H03K17/005Primary

    with several inputs only · CPC title

  • the FBC comprising one or more passive resistors and being coupled between the LC and the IC · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11271556B2 cover?
An example analog signal multiplexer includes two differential input signal ports for receiving a first and a second differential input signals, IN1 and IN2. The multiplexer further includes a differential output signal port with two output terminals OUT+ and OUT−, for outputting a signal based on one or more of the input signals IN1 and IN2. Furthermore, the multiplexer includes a pair of load…
Who is the assignee on this patent?
Analog Devices International Unlimited Co
What technology area does this patent fall under?
Primary CPC classification H03K17/005. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 08 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).