Display panel having a recess disposed in the transistion area

US11271056B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11271056-B2
Application numberUS-201916633170-A
CountryUS
Kind codeB2
Filing dateNov 5, 2019
Priority dateAug 28, 2019
Publication dateMar 8, 2022
Grant dateMar 8, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel and a display device are provided. The display panel is divided into a display area, a transition area, and a bending area. The display panel includes a first recess and a second recess. The first recess is disposed in the bending area, and the second recess is disposed in the transition area.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel, wherein the display panel is divided into a display area, a transition area, and a bending area, the display panel comprising: a flexible substrate, a buffer layer, an array substrate, a pixel defining layer, a support layer, and a thin film encapsulation layer which are stacked in a stack, wherein the array substrate comprises a gate insulating layer, a dielectric layer, a first planarization layer, a second source drain layer, and a second planarization layer; a first recess disposed in the bending area, the first recess penetrating through the dielectric layer, the gate insulating layer, and the buffer layer, and recessed in a side surface of the flexible substrate; and a second recess disposed in the transition area, and the second recess penetrating through the support layer, the pixel defining layer, the second planarization layer, and the first planarization layer. 2. The display panel according to claim 1 , wherein the first planarization layer fills the first recess, and the thin film encapsulation layer fills the second recess. 3. The display panel according to claim 1 , wherein the buffer layer is provided with a buffer through hole in the bending area, the array substrate is provided with a gate insulating through hole and an electrical layer through hole in the bending area, and the buffer through hole is opposite to the gate insulating through hole and the dielectric through hole. 4. The display panel according to claim 1 , wherein the array substrate is provided with a first planarization through hole and a second planarization through hole in the transition area, the pixel defining layer is provided with a pixel defining through hole in the transition area, the support layer is provided with a support through hole in the transition area, and the first planarization through hole is opposite to the second planarization through hole, the pixel defining through hole, and the support through hole. 5. The display panel according to claim 1 , wherein the flexible substrate comprises: a first substrate; an insulating layer disposed on a surface of a side of the first substrate; and a second substrate disposed on a surface of the insulating layer away from a side of the first substrate; wherein a recess of the second substrate is recessed on a surface of a side of the second substrate and is disposed opposite to the buffer through hole in the bending area. 6. The display panel according to claim 5 , wherein a thickness of the second substrate in the bending area is less than a thickness of the second substrate in the display area or the transition area, and the thickness of the second substrate in the bending area ranges between 2 um and 8 um. 7. The display panel according to claim 1 , wherein the array substrate further comprises a first source drain layer, the first source drain layer extends from the transition area to the bending area, and the second source drain layer extends from the transition area to the bending area. 8. The display panel according to claim 7 , wherein the first source drain layer is disposed on an upper surface of the dielectric layer in the transition area, and the second source drain layer is disposed on an upper surface of the first planarization layer and connected to the first source drain layer in the transition area. 9. The display panel according to claim 7 , wherein the first source drain layer is disposed on a sidewall and a bottom surface of the first recess in the bending area, and the second source drain layer is disposed on an upper surface of the first planarization layer in the bending area. 10. A display device comprising the display panel according to claim 1 .

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11271056B2 cover?
A display panel and a display device are provided. The display panel is divided into a display area, a transition area, and a bending area. The display panel includes a first recess and a second recess. The first recess is disposed in the bending area, and the second recess is disposed in the transition area.
Who is the assignee on this patent?
Wuhan China Star Optoelectronics Semiconductor Display Tech Co Ltd, Wuhan China Star Optoeleetronies Semiconductor Display Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L27/3258. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Mar 08 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).