Mosfet dead time optimization for an electric motor of a steering mechanism of a motor vehicle
US-2019207511-A1 · Jul 4, 2019 · US
US11264918B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11264918-B2 |
| Application number | US-201816208855-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 4, 2018 |
| Priority date | Dec 14, 2017 |
| Publication date | Mar 1, 2022 |
| Grant date | Mar 1, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An isolated bus inverter system including inverter circuits and a controller. The inverter circuits include a switching array to provide a polyphase alternating current (AC) signal to an output. Each of the inverter circuits includes an energy source isolated from the other inverter circuits of the inverter circuits or a reference isolated from the other inverter circuits of the inverter circuits. The controller is configured to generate timing signals for the inverter circuits to generate the AC signals for the output based on DC signals received from one or more rectifier circuits.
Opening claim text (preview).
We claim: 1. An isolated bus inverter system comprising: a plurality of inverter circuits including a switching array and each inverter circuit of the plurality of inverter circuits configured to provide a respective alternating current (AC) phase signal of a polyphase AC signal to an output, wherein each of the plurality of inverter circuits is connected to a respective energy source supplying a direct current (DC) signal via a respective DC bus, wherein each respective energy source and DC bus of the plurality of inverter circuits is isolated on respective input sides of the plurality of inverter circuits from the respective energy sources and DC buses of other inverter circuits of the plurality of inverter circuits; a controller configured to generate timing signals for the plurality of inverter circuits to generate the respective AC phase signals for the output based on signals received from the respective energy sources; a plurality of synchronous rectifier circuits configured to each supply respective DC signals to respective ones of the plurality of inverter circuits; and an alternator configured to provide AC power to the plurality of synchronous rectifier circuits via respective alternator windings; wherein the plurality of synchronous rectifier circuits are configured to operate in reverse to drive the respective alternator windings to transfer power to at least one of the respective DC buses. 2. The isolated bus inverter system of claim 1 , wherein at least a first one of the plurality of inverter circuits is configured to provide a first AC signal and at least a second one of the plurality of inverter circuit is configured to provide a second AC signal. 3. The isolated bus inverter system of claim 1 , wherein the respective energy sources each comprise a fuel cell. 4. The isolated bus inverter system of claim 1 , wherein at least one of the plurality of inverter circuits includes an energy storage device. 5. The isolated bus inverter system of claim 1 , wherein at least one of the plurality of inverter circuits includes a set of switches for controlling an output for the at least one of the plurality of inverter circuits. 6. The isolated bus inverter system of claim 5 , wherein the set of switches includes a positive switch for connecting the output of the at least one of the plurality of inverter circuits to a positive rail and a negative switch for connecting the output of the at least one of the plurality of inverter circuits to a negative rail. 7. The isolated bus inverter system of claim 6 , wherein the controller is configured to send instructions to an isolated driver circuit for driving the set of switches, wherein the controller is configured to generate an anti-shoot through delay period for the set of switches that waits for the anti-shoot through delay period between turning off one switch of the set of switches and turning on another switch of the set of switches. 8. The isolated bus inverter system of claim 7 , wherein the controller monitors characteristics of the set of switches and the anti-shoot through delay period is generated based on the characteristics. 9. The isolated bus inverter system of claim 8 , wherein the controller identifies a shoot through scenario and selects the anti-shoot through delay period in response to the shoot through scenario. 10. The isolated bus inverter system of claim 1 , further comprising: a filter configured to reduce total harmonic distortion of the output. 11. An isolated bus inverter system comprising: a plurality of inverter circuits including a switching array and each inverter circuit of the plurality of inverter circuits configured to provide a respective alternating current (AC) phase signal of a polyphase AC signal to an output, wherein each of the plurality of inverter circuits is connected to a respective fuel cell supplying a direct current (DC) signal via a respective DC bus, wherein each respective fuel cell and DC bus of the plurality of inverter circuits is isolated on respective input sides of the plurality of inverter circuits from the respective fuel cells and DC buses of other inverter circuits of the plurality of inverter circuits; a controller configured to generate timing signals for the plurality of inverter circuits to generate the respective AC phase signals for the output based on signals received from the respective fuel cells; a plurality of synchronous rectifier circuits configured to each supply respective DC signals to respective ones of the plurality of inverter circuits; and an alternator configured to provide AC power to the plurality of synchronous rectifier circuits via respective alternator windings; wherein the plurality of synchronous rectifier circuits are configured to operate in reverse to drive the respective alternator windings to transfer power to at least one of the respective DC buses.
wherein the PWM mode is adapted on the running conditions of the motor, e.g. the switching frequency · CPC title
Plural converter units for generating at two or more independent and non-parallel outputs, e.g. systems with plural point of load switching regulators · CPC title
using discharge tubes with control electrode or semiconductor devices with control electrode · CPC title
by pulse-width modulation · CPC title
Plural converter units whose inputs are connected in series · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.