Method and system for address decoding in a data communications system using a serial data transfer bus
US-2016292113-A1 · Oct 6, 2016 · US
US11263159B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11263159-B2 |
| Application number | US-202016859961-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 27, 2020 |
| Priority date | Oct 28, 2015 |
| Publication date | Mar 1, 2022 |
| Grant date | Mar 1, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Configuration devices in a module. In some embodiments a radio-frequency module includes a serial bus including a first serial data line and a second serial data line. The radio-frequency module also includes a control component coupled to the serial bus and the first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line.
Opening claim text (preview).
What is claimed is: 1. A radio-frequency module comprising: a serial bus including a clock line associated with a clock signal, a first serial data line associated with serial data, and a second serial data line associated with serial data; and a control component coupled to the serial bus and a first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and the second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line, the first data and the second data separate from the clock signal, the first data including a first portion of the command and the second data including a second portion of the command, the first portion and the second portion of the command being in a first format. 2. The radio-frequency module of claim 1 wherein the control component is further configured to decode the command based on the first data when the first data is detected on the first serial data line and when the second data is not detected on the second serial data line. 3. The radio-frequency module of claim 1 wherein the control component is further configured to configure a first device based on the command. 4. The radio-frequency module of claim 3 wherein the control component is configured to configure the first device by accessing a register based on the command, the register including state information for the first device. 5. The radio-frequency module of claim 3 further comprising the first device. 6. The radio-frequency module of claim 3 wherein the radio-frequency module is coupled to the first device via a third data line. 7. The radio-frequency module of claim 2 wherein the command is in the first format when the first data is detected on the first serial data line and when the second data is detected on the second serial data line. 8. The radio-frequency module of claim 7 wherein the command is in a second format when the first data is detected on the first serial data line and when the second data is not detected on the second serial data line. 9. The radio-frequency module of claim 8 wherein the second format includes a radio-frequency front-end (RFFE) format. 10. The radio-frequency module of claim 1 wherein the radio-frequency module includes a front-end module (FEM). 11. The radio-frequency module of claim 1 wherein the radio-frequency module includes a master device. 12. The radio-frequency module of claim 3 wherein the first device includes a slave device. 13. A method comprising: determining, by a control component, whether first data is detected on a first serial data line of a serial bus of a radio-frequency module, the first serial data line associated with serial data, the serial bus including a clock line associated with a clock signal; determining, by the control component, whether second data is detected on a second serial data line of the serial bus of the radio-frequency module, the second serial data line associated with serial data; and decoding, by the control component, a command received on the serial bus based on the first data and the second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line, the first data and the second data separate from the clock signal, the first data including a first portion of the command and the second data including a second portion of the command, the first portion and the second portion of the command being in a first format. 14. The method of claim 13 further comprising decoding the command based on the first data when the first data is detected on the first serial data line and when the second data is not detected on the second serial data line. 15. The method of claim 13 further comprising configuring a first device based on the command. 16. The method of claim 15 wherein the configuring the first device includes accessing a register based on the command, the register including state information for the first device. 17. The method of claim 15 wherein the radio-frequency module is coupled to the first device via a third data line. 18. The method of claim 14 wherein the command is in the first format when the first data is detected on the first serial data line and when the second data is detected on the second serial data line. 19. The method of claim 18 wherein the command is in a second format when the first data is detected on the first serial data line and when the second data is not detected on the second serial data line. 20. A wireless device comprising: a serial bus including a clock line associated with a clock signal, a first serial data line associated with serial data, and a second serial data line associated with serial data; and a control component coupled to the serial bus and a first switch, the control component configured to determine whether first data is detected on the first serial data line, determine whether second data is detected on the second serial data line, and decode a command based on the first data and the second data when the first data is detected on the first serial data line and when the second data is detected on the second serial data line, the first data and the second data separate from the clock signal, the first data including a first portion of the command and the second data including a second portion of the command, the first portion and the second portion of the command being in a first format.
Electrical coupling · CPC title
on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title
using switching circuits, e.g. switching matrix, connection or expansion network (G06F13/4009 takes precedence) · CPC title
for access to common bus or bus system · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.