Power semiconductor device, method for manufacturing power semiconductor device, and power conversion device

US11217514B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11217514-B2
Application numberUS-201916982663-A
CountryUS
Kind codeB2
Filing dateApr 19, 2019
Priority dateMay 9, 2018
Publication dateJan 4, 2022
Grant dateJan 4, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In a power semiconductor device, power semiconductor elements are mounted on a large die pad and the like. The large die pad is joined to a power lead via a lead stepped portion. The large die pad has a first end portion and a second end portion located with a distance therebetween in the X axis direction. In the Y axis direction, the lead stepped portion is joined to the first end portion side relative to a central line between the first end portion and the second end portion. The large die pad is inclined such that a distance between the large die pad and the first main surface of the molding resin is longer from the first end portion toward the second end portion.

First claim

Opening claim text (preview).

The invention claimed is: 1. A power semiconductor device comprising: a lead terminal; a first die pad; a first semiconductor element mounted on the first die pad; a first hanging lead connected to the first die pad and joined to the lead terminal; and a sealing material to seal the first die pad, the first semiconductor element, and the first hanging lead so as to expose a portion of the lead terminal, wherein the first die pad has a first end portion and a second end portion located with a first distance between the first end portion and the second end portion in a first direction, in a second direction crossing the first direction, the first hanging lead is connected to the first die pad on the first end portion side relative to a center between the first end portion and the second end portion in the first die pad, the first die pad is disposed on a side on which a first main surface of the sealing material is located relative to a first location in a third direction, the first main surface covering a side of the first die pad opposite to a side of the first die pad on which the first semiconductor element is mounted, the third direction crossing the first direction and the second direction, the first location being a location at which the lead terminal is located, and the first die pad is inclined such that a thickness of the sealing material from a portion of the sealing material on the side of the first die pad opposite to the side of the first die pad on which the first semiconductor element is mounted to the first main surface is thicker from the first end portion side of the first die pad toward the second end portion side of the first die pad, the power semiconductor device further comprising: a second die pad; a second semiconductor element mounted on the second die pad; and a second hanging lead connected to the second die pad and joined to the lead terminal, wherein ‘the second die pad has a third end portion and a fourth end portion located with a second distance between the third end portion and the fourth end portion in the first direction, in the second direction, the second hanging lead is connected to the second die pad on the third end portion side relative to a center between the third end portion and the fourth end portion in the second die pad, the second die pad is disposed on a side on which the first main surface of the sealing material is located relative to the first location in the third direction, the first main surface covering a side of the second die pad opposite to a side of the second die pad on which the second semiconductor element is mounted, the first location being a location at which the lead terminal is located, the second die pad is inclined such that a thickness of the sealing material from a portion of the sealing material on the side of the second die pad opposite to the side of the second die pad on which the second semiconductor element is mounted to the first main surface is thicker from the third end portion side of the second die pad toward the fourth end portion side of the second die pad, the first die pad has a first width in the first direction, the second die pad has a second width in the first direction, the second width being shorter than the first width, the sealing material includes a first side portion and a second side portion facing each other with a third distance between the first side portion and the second side portion in the first direction, the third distance being longer than the first distance, the first die pad is disposed on the first side portion side, and the second die pad is disposed on the second side portion side relative to the first die pad. 2. The power semiconductor device according to claim 1 , comprising a first protruding lead that protrudes from the lead terminal in the second direction at the first location at which the lead terminal is located, wherein the first protruding lead is disposed on the first end portion side of the first die pad relative to the first hanging lead. 3. The power semiconductor device according to claim 1 , wherein the first die pad is inclined such that the thickness of the sealing material from the portion of the sealing material on the side of the first die pad opposite to the side of the first die pad on which the first semiconductor element is mounted to the first main surface of the sealing material is thicker toward a side further away in the second direction from a side on which the first die pad is connected to the first hanging lead. 4. The power semiconductor device according to claim 1 , wherein the second die pad includes a bent portion bent to have a first direction component extending in the first direction, and a second direction component extending in the second direction, and the bent portion is connected to the second hanging lead. 5. The power semiconductor device according to claim 1 , comprising a second protruding lead that protrudes from the lead terminal in the second direction at the first location at which the lead terminal is located, wherein the second protruding lead is disposed on the third end portion side of the second die pad relative to the second hanging lead. 6. The power semiconductor device according to claim 1 , wherein the second die pad is inclined such that the thickness of the sealing material from the portion of the sealing material on the side of the second die pad opposite to the side of the second die pad on which the second semiconductor element is mounted to the first main surface of the sealing material is thicker toward a side further away in the second direction from a side on which the second die pad is connected to the second hanging lead. 7. The power semiconductor device according to claim 1 , comprising: a third die pad; and a third semiconductor element mounted on the third die pad, wherein the sealing material includes a third side portion and a fourth side portion facing each other with a fourth distance between the third side portion and the fourth side portion in the second direction, and a second main surface facing the first main surface, the first die pad is disposed along the third side portion, the third die pad is disposed along the fourth side portion, and the third die pad is disposed on the second main surface side relative to the first die pad. 8. The power semiconductor device according to claim 1 , wherein a tapered portion is provided at each of end portions of the first die pad and the second die pad facing each other. 9. The power semiconductor device according to claim 1 , wherein a curved portion is provided at each of end portions of the first die pad and the second die pad facing each other. 10. A method for manufacturing a power semiconductor device, the method comprising: forming a lead frame; mounting a first semiconductor element on the lead frame; disposing the lead frame in a mold such that a side of the lead frame on which the first semiconductor element is mounted orients upward, the mold being provided with a lower mold, an upper mold, and a sealing material introduction opening; introducing a sealing material from the sealing material introduction opening into the mold; and removing the mold, wherein the forming of the lead frame includes forming a lead terminal, a first die pad, and a first hanging lead, the first die pad having a first end portion and a second end portion located with a first distance between the first end portion and the second end portion in a first direction, the first semiconductor element being mounted on the first die pad, in a second direction crossing the first direction, the first hanging lead being connected to the first die pad on the

Assignees

Inventors

Classifications

  • Multiple chips on leadframes · CPC title

  • the semiconductor body being completely enclosed · CPC title

  • H10W74/016Primary

    using moulds · CPC title

  • for devices being provided for in groups H10D8/00 - H10D48/00 · CPC title

  • Bumps or wires · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11217514B2 cover?
In a power semiconductor device, power semiconductor elements are mounted on a large die pad and the like. The large die pad is joined to a power lead via a lead stepped portion. The large die pad has a first end portion and a second end portion located with a distance therebetween in the X axis direction. In the Y axis direction, the lead stepped portion is joined to the first end portion side…
Who is the assignee on this patent?
Mitsubishi Electric Corp
What technology area does this patent fall under?
Primary CPC classification H10W74/016. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 04 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).