Relay driver circuit

US11217410B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11217410-B2
Application numberUS-201916981378-A
CountryUS
Kind codeB2
Filing dateMar 8, 2019
Priority dateMar 22, 2018
Publication dateJan 4, 2022
Grant dateJan 4, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A relay driver circuit is connected between an upper stage relay and a lower stage relay and is configured to be driven in response to driving of the upper relay. The relay driver circuit drives the lower stage relay. The relay driver circuit includes a semiconductor component, a control input line, a protective component, and a buffer circuit. The semiconductor component switches on and off the lower relay. The control input line is electrically connected to a control terminal of the semiconductor component. A power supply voltage is applied to the control input line via the upper stage relay. The protective component is connected in the control input line to protect the semiconductor component. The buffer circuit is connected between the protective component in the control input line and the control terminal of the semiconductor component to compensate for a voltage drop due to the protective component.

First claim

Opening claim text (preview).

The invention claimed is: 1. A relay driver circuit connected between an upper stage relay and a lower stage relay configured to be driven in response to driving of the upper relay, the relay driver circuit comprising: a semiconductor component configured to switch on and off the lower stage relay; a control input line electrically connected to a control terminal of the semiconductor component and to which a power supply voltage is applied via the upper stage relay; a protective component connected in the control input line to protect the semiconductor component; and a buffer circuit connected between the protective component in the control input line and the control terminal of the semiconductor component to compensate for a voltage drop due to the protective component, wherein the buffer circuit includes a PNP bipolar transistor and an NPN bipolar transistor, the PNP bipolar transistor includes an emitter connected to a power supply line and a collector electrically connected to the control terminal of the semiconductor component, the NPN bipolar transistor includes a collector electrically connected to a base of the PNP bipolar transistor, a base electrically connected to an output of the protective component, and an emitter grounded, and the protective component includes a protective diode including an anode connected to a contact of the upper stage relay and a cathode connected to the base of the NPN bipolar transistor. 2. The relay driver circuit according to claim 2 claim 1 , wherein the buffer circuit further includes a rectifier diode including an anode electrically connected to the base of the PNP bipolar transistor and a cathode electrically connected to the collector of the NPN bipolar transistor. 3. A relay driver circuit connected to an upper stage relay connected to a power supply and to a lower stage relay configured to be driven in response to driving of the upper stage relay, the relay driver circuit comprising: a semiconductor component connected to the lower stage relay and configured to switch on and off the lower stage relay; a control input line connected to the upper stage relay and to which a power supply voltage is applied via the upper stage relay; a protective component connected between the control input line and a control terminal of the semiconductor component to protect the semiconductor component; and a buffer circuit connected between the protective component and the control terminal of the semiconductor component to compensate for a voltage drop due to the protective component, wherein the buffer circuit includes a PNP bipolar transistor and an NPN bipolar transistor, the PNP bipolar transistor includes an emitter connected to a power supply line and a collector electrically connected to the control terminal of the semiconductor component, the NPN bipolar transistor includes a collector electrically connected to a base of the PNP bipolar transistor, a base electically connected tp an output of the protective component, and an emitter grounded, and the protective component includes a protective diode including an anode connected to a contact of the upper stafe relay and a cathode connected to the base of the NPN bipolar transistor. 4. The relay driver circuit according to claim 3 , wherein the buffer circuit includes an input terminal connected to the protective component and an output terminal connected to the control terminal of the semiconductor component. 5. The relay driver circuit according to claim 3 , wherein the buffer circuit further includes a rectifier diode including an anode electrically connected to the base of the FNP bipolar transistor and a cathode electrically connected to the collector of the NPN bipolar transistor.

Assignees

Inventors

Classifications

  • H01H47/32Primary

    Energising current supplied by semiconductor device · CPC title

  • Emergency protective circuit arrangements for limiting excess current or voltage without disconnection · CPC title

  • Monitoring or fail-safe circuits · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11217410B2 cover?
A relay driver circuit is connected between an upper stage relay and a lower stage relay and is configured to be driven in response to driving of the upper relay. The relay driver circuit drives the lower stage relay. The relay driver circuit includes a semiconductor component, a control input line, a protective component, and a buffer circuit. The semiconductor component switches on and off th…
Who is the assignee on this patent?
Sumitomo Wiring Systems, Toyota Motor Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01H47/32. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 04 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).