Collaborative telemetry
US-10070205-B2 · Sep 4, 2018 · US
US11211971B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11211971-B2 |
| Application number | US-202117224789-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 7, 2021 |
| Priority date | Sep 26, 2018 |
| Publication date | Dec 28, 2021 |
| Grant date | Dec 28, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A Global Navigation Satellite System (GNSS) receiver demodulates code shift keying (CSK) data utilizing a binary search. The GNSS receiver receives a signal including a pseudorandom noise (PRN) code modulated by code shift keying (CSK) to represent a symbol (i.e., CSK modulated symbol). The GNSS receiver maintains a plurality of receiver codes each representing a different shift in chips to the PRN code. The GNSS receiver performs a linear combination of portions of the receiver codes. In an embodiment, the GNSS receiver compares correlation power level value for respective portions of the receiver codes to demodulate the CSK data. In a further embodiment, the GNSS receiver compares the correlation power level values for portions of receiver codes with power detection threshold values to demodulate the CSK data. In a further embodiment, the GNSS receiver utilizes signs of the correlation power level values to demodulate the CSK data.
Opening claim text (preview).
What is claimed is: 1. An apparatus comprising: a processor; a demodulation subsystem executed by the processor and configured to: receive a modulated signal representing a symbol; perform a chip-by-chip linear combination of a first portion of a plurality of receiver codes to produce a first combinational code, wherein each of the plurality of receiver codes represents a different shift in chips to a predetermined code; correlate the modulated signal with the first combinational code to produce a first correlation power level value; compare the first correlation power level value with a power detection threshold value; traverse, in response to the first correlation power level value being greater than the power detection threshold value, a first hierarchy associated with the first portion of the plurality of receiver codes to determine the symbol; and traverse, in response to the first correlation power level value not being greater than the power detection threshold value, a second hierarchy associated with a second portion of the plurality of receiver codes to determine the symbol. 2. The apparatus of claim 1 , wherein the power detection threshold value is calculated as a carrier to noise ratio of a pilot channel divided by two. 3. The apparatus of claim 1 , wherein a total of N correlation processes are utilized to correlate the modulated signal with a plurality of combinational codes to determine the symbol, wherein N equals a number of bits of the symbol. 4. The apparatus of claim 1 , wherein the symbol is an 8-bit binary value and wherein the symbol is associated with an L6 message of 2000 bits. 5. The apparatus of claim 1 , wherein each chip of the first combinational code is multiple bits or a single bit. 6. The apparatus of claim 1 , wherein the symbol is a first value from 0 to 127 based on the traversal of the first hierarchy and the symbol is a second value from 128 to 255 based on the traversal of the second hierarchy. 7. The apparatus of claim 1 , wherein the predetermined code is a pseudorandom noise (PRN) code. 8. A method comprising: receiving, at a receiver, a modulated signal representing a symbol; performing a chip-by-chip linear combination of a first portion of a plurality of receiver codes to produce a first combinational code, wherein each of the plurality of receiver codes represents a different shift in chips to a predetermined code; correlating the modulated signal with the first combinational code to produce a first correlation power level value; comparing the first correlation power level value with a power detection threshold value; traversing, in response to the first correlation power level value being greater than the power detection threshold value, a first hierarchy associated with the first portion of the plurality of receiver codes to determine the symbol; and traversing, in response to the first correlation power level value not being greater than the power detection threshold value, a second hierarchy associated with a second portion of the plurality of receiver codes to determine the symbol. 9. The method of claim 8 , wherein the power detection threshold value is calculated as a carrier to noise ratio of a pilot channel divided by two. 10. The method of claim 8 , wherein a total of N correlation processes are utilized to correlate the modulated signal with a plurality of combinational codes to determine the symbol, wherein N equals a number of bits of the symbol. 11. The method of claim 8 , wherein the symbol is an 8-bit binary value and wherein the symbol is associated with an L6 message of 2000 bits. 12. The method of claim 8 , wherein each chip of the first combinational code is multiple bits or a single bit. 13. The method of claim 8 , wherein the symbol is a first value from 0 to 127 based on the traversal of the first hierarchy and the symbol is a second value from 128 to 255 based on the traversal of the second hierarchy. 14. The method of claim 8 , wherein the predetermined code is a pseudorandom noise (PRN) code. 15. An apparatus comprising: a processor; a demodulation subsystem executed by the processor and configured to: receive a modulated signal representing a symbol; perform a chip-by-chip linear combination of a first portion of a plurality of receiver codes to produce a first combinational code, wherein each of the plurality of receiver codes represents a different shift in chips to a predetermined code; correlate the modulated signal with the first combinational code to produce a first correlation power level value; compare the first correlation power level value with a power detection threshold value; and determine the symbol based on a traversal of a first hierarchy associated with the first portion of the plurality of receiver codes when the first correlation power level value is greater than the power detection threshold value, or determine the symbol based on a traversal of a second hierarchy associated with a second portion of the plurality of receiver codes when the first correlation power level value is not greater than the power detection threshold value. 16. The apparatus of claim 15 , wherein the power detection threshold value is calculated as a carrier to noise ratio of a pilot channel divided by two. 17. The apparatus of claim 15 , wherein a total of N correlation processes are utilized to correlate the modulated signal with a plurality of combinational codes to determine the symbol, wherein N equals a number of bits of the symbol. 18. The apparatus of claim 15 , wherein the symbol is an 8-bit binary value and wherein the symbol is associated with an L6 message of 2000 bits. 19. The apparatus of claim 15 , wherein each chip of the first combinational code is multiple bits or a single bit. 20. The apparatus of claim 15 , wherein a position is calculated utilizing navigation data in conjunction with demodulated data that includes the determined symbol.
Correlator structure · CPC title
Demodulation of navigation message · CPC title
featuring pilot assisted reception · CPC title
Direct sequence modulation synchronisation · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.