Uninterruptible power supply system

US11205919B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11205919-B2
Application numberUS-201515758557-A
CountryUS
Kind codeB2
Filing dateSep 30, 2015
Priority dateSep 30, 2015
Publication dateDec 21, 2021
Grant dateDec 21, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In this uninterruptible power supply system, a first converter (2) for generating a DC voltage and a second converter (5) for regenerating power are separately provided. DC buses (L1 to L3) are connected to the second converter (5) and to a bidirectional chopper (6) with bus bars (B1 to B3). The bus bars (B1 to B3) are formed into a laminated bus bar (24). First semiconductor modules (M1d, M2d) included in the second converter (5) and second semiconductor modules (M1a to M1c, M2a to M2c) included in the bidirectional chopper (6) are each mounted on the laminated bus bar (24) and connected to the bus bars (B1 to B3). The bus bars (B1 to B3) and the first and second semiconductor modules (M1a to M1d, M2a to M2d) are configured as an integrated converter unit (7).

First claim

Opening claim text (preview).

The invention claimed is: 1. An uninterruptible power supply system comprising: a first converter configured to convert an AC voltage supplied from an AC power source into a DC voltage; an inverter configured to convert a DC voltage into an AC voltage and supply the AC voltage to a load; a DC bus connected between the first converter and the inverter and configured to transmit a DC voltage; a bus bar connected to the DC bus and configured to transmit a DC voltage; a second converter connected to the bus bar and configured to, if a DC voltage of the DC bus exceeds an upper limit, convert a DC voltage received from the bus bar into an AC voltage and return the AC voltage to the AC power source; a bidirectional chopper connected to the bus bar and configured to supply a DC voltage received from the bus bar to a power storage device during a normal time when an AC voltage is supplied from the AC power source, and supply a DC voltage of the power storage device to the inverter through the bus bar during a power failure time when supply of an AC voltage from the AC power source is stopped; a circuit board including the bus bar; and a smoothing capacitor mounted on the circuit board and connected to the bus bar, the circuit board being separately provided from the first converter and the inverter, the circuit board including a terminal connected to the DC bus, the bus bar being directly connected to the terminal, the second converter including a first semiconductor device, the bidirectional chopper including a second semiconductor device and a reactor, and each of the first and second semiconductor devices being mounted on the circuit board and connected to the bus bar, the circuit board including a laminated bus bar, the laminated bus bar including a plurality of conductor layers insulated from one another, the plurality of conductor layers constituting the bus bar, the circuit board including a structure that supports the smoothing capacitor, the first semiconductor device, and the second semiconductor device so that terminals of the smoothing capacitor, the first semiconductor device, and the second semiconductor device are on the same plane, the laminated bus bar configured to cover the smoothing capacitor, the first semiconductor device, and the second semiconductor device. 2. The uninterruptible power supply system according to claim 1 , further comprising: a first electrode mounted on the circuit board and connected to the first semiconductor device and also connected to the AC power source; and a second electrode mounted on the circuit board and connected to the second semiconductor device and also connected to the power storage device through the reactor. 3. The uninterruptible power supply system according to claim 1 , wherein the smoothing capacitor includes a plurality of capacitors. 4. An uninterruptible power supply system comprising: a first converter configured to convert an AC voltage supplied from an AC power source into first, second, and third DC voltages; an inverter configured to convert first, second, and third DC voltages into an AC voltage and supply the AC voltage to a load; first, second, and third DC buses connected between the first converter and the inverter and configured to transmit first, second, and third DC voltages, respectively, the first DC voltage being higher than the second DC voltage, and the third DC voltage being an intermediate voltage between the first and second DC voltages; first, second, and third bus bars connected to the first, second, and third DC buses, respectively, and configured to transmit first, second, and third DC voltages, respectively; a second converter connected to the first and second bus bars and configured to, if a DC voltage between the first and second DC buses exceeds an upper limit, convert a DC voltage between the first and second bus bars into an AC voltage and return the AC voltage to the AC power source; a bidirectional chopper connected to the first, second, and third bus bars and configured to convert first, second, and third DC voltages received from the first, second, and third bus bars into a fourth DC voltage and supply the fourth DC voltage to a power storage device, during a normal time when an AC voltage is supplied from the AC power source, and convert a fourth DC voltage of the power storage device into first, second, and third DC voltages and supply the first, second, and third DC voltages to the inverter through the first, second, and third bus bars, during a power failure time when supply of an AC voltage from the AC power source is stopped; a circuit board including the first, second, and third bus bars; a first smoothing capacitor mounted on the circuit board and connected between the first and third bus bars; and a second smoothing capacitor mounted on the circuit board and connected between the third and second bus bars, the circuit board being separately provided from the first converter and the inverter, the circuit board including first, second, and third terminals connected to the first, second, and third DC buses, respectively, the first, second, and third bus bars being directly connected to the first, second, and third terminals, respectively, the second converter including a first semiconductor device, the bidirectional chopper including a second semiconductor device and a reactor, the first semiconductor device being mounted on the circuit board and connected to the first and second bus bars, and the second semiconductor device being mounted on the circuit board and connected to the first, second, and third bus bars, the circuit board including a laminated bus bar, the laminated bus bar includes first, second, and third conductor layers insulated from one another, the first, second, and third conductor layers constitute the first, second, and third bus bars, respectively, the circuit board including a structure that supports the first smoothing capacitor, the second smoothing capacitor, the first semiconductor device, and the second semiconductor device so that terminals of the first smoothing capacitor, the second smoothing capacitor, the first semiconductor device, and the second semiconductor device are on the same plane, the laminated bus bar configured to cover the first smoothing capacitor, the second smoothing capacitor, the first semiconductor device, and the second semiconductor device. 5. The uninterruptible power supply system according to claim 4 , further comprising: first and second electrodes mounted on the circuit board and connected to the first semiconductor device and also connected to the AC power source; and third and fourth electrodes mounted on the circuit board and connected to the second semiconductor device and also connected to the power storage device through the reactor. 6. The uninterruptible power supply system according to claim 4 , wherein each of the first smoothing capacitor and the second smoothing capacitor includes a plurality of capacitors.

Assignees

Inventors

Classifications

  • H02J9/062Primary

    for AC powered loads · CPC title

  • Constructional details, e.g. physical layout, assembly, wiring or busbar connections · CPC title

  • using discharge tubes with control electrode or semiconductor devices with control electrode · CPC title

  • H02J9/06Primary

    with automatic change-over {, e.g. UPS systems} · CPC title

  • using semiconductor devices only · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11205919B2 cover?
In this uninterruptible power supply system, a first converter (2) for generating a DC voltage and a second converter (5) for regenerating power are separately provided. DC buses (L1 to L3) are connected to the second converter (5) and to a bidirectional chopper (6) with bus bars (B1 to B3). The bus bars (B1 to B3) are formed into a laminated bus bar (24). First semiconductor modules (M1d, M2d)…
Who is the assignee on this patent?
Toshiba Mitsubishi Elec Ind
What technology area does this patent fall under?
Primary CPC classification H02J9/062. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 21 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).