Display panel, display device and compensation method

US11205381B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11205381-B2
Application numberUS-201715748731-A
CountryUS
Kind codeB2
Filing dateJun 30, 2017
Priority dateDec 1, 2016
Publication dateDec 21, 2021
Grant dateDec 21, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel, a display device and a compensation method are provided. The display panel includes at least one pixel unit group, at least one sensing line, a plurality of gate lines, a plurality of first data lines and a plurality of second data lines. Each pixel unit group includes a plurality of pixel units arranged in two rows and a plurality of columns, the plurality of pixel units in each pixel unit group are connected to a same one of the gate lines, one of two pixel units in each column of each pixel unit group is connected to one of the first data lines corresponding thereto, other one is connected to one of the second data lines corresponding thereto, the plurality of pixel units in each pixel unit group are connected to a same sensing line.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel, comprising at least one pixel unit group, at least one sensing line, a plurality of gate lines, a plurality of first data lines, and a plurality of second data lines, wherein each pixel unit group comprises a plurality of pixel units arranged in two rows and a plurality of columns, the plurality of pixel units in each pixel unit group are connected to a same one of the gate lines to receive a same gate signal, one of two pixel units in each column of each pixel unit group is connected to one of the first data lines corresponding thereto, an other one of the two pixel units in each column of each pixel unit group is connected to one of the second data lines corresponding thereto, the plurality of pixel units in each pixel unit group are connected to a same sensing line, each of the pixel units comprises a light-emitting element, the sensing line is configured to sense a light-emitting current or a light-emitting voltage of the light-emitting element, a first data line of the plurality of first data lines and a second data line, which is adjacent to the first data line, of the plurality of second data lines are disposed between pixel units in adjacent two columns, no pixel unit is provided between the first data line and the second data line, which is adjacent to the first data line, a respective sensing line of the at least one sensing line is disposed between one of the plurality of first data lines and one of the plurality of second data lines adjacent thereto, no pixel unit is provided between the respective sensing line and the one of the plurality of first data lines, and no pixel unit is provided between the respective sensing line and the one of the plurality of second data lines, and pixel units, which are connected to the one of the plurality of first data lines, of the plurality of pixel units are located in even-numbered rows, and pixel units, which are connected to the one of the plurality of second data lines, of the plurality of pixel units are located in odd-numbered rows; or pixel units, which are connected to the one of the plurality of first data lines, of the plurality of pixel units are located in odd-numbered rows, and pixel units, which are connected to the one of the plurality of second data lines, of the plurality of pixel units are located in even-numbered rows, wherein the at least one pixel unit group comprises a plurality of pixel unit groups, in each pixel unit group of the plurality of pixel unit groups, a gate line of the plurality of gate lines is located between two rows of pixel units in each pixel unit group connected to the gate line, the plurality of pixel units in each of the plurality of pixel unit groups are connected to the same sensing line through connection lines, in each of the plurality of pixel unit groups, a connection line connected to a first row of the pixel units is located at a side of the first row of the pixel units away from a second row of the pixel units, and a connection line connected to the second row of the pixel units is located at a side of the second row of the pixel units away from the first row of the pixel units. 2. The display panel according to claim 1 , wherein each of the pixel units further comprises: a drive circuit, configure to drive the light-emitting element to emit light during operation; and a sensing control circuit, configured to control the sensing line to sense the light-emitting current or the light-emitting voltage of the light-emitting element. 3. The display panel according to claim 2 , wherein the drive circuit comprises a first transistor, a second transistor, and a storage capacitor, a first electrode of the first transistor is connected to a first power line to receive a first power voltage, a gate electrode of the first transistor is connected to a first node, and a second electrode of the first transistor is connected to a second node; a first electrode of the second transistor is configured to receive a data signal, a gate electrode of the second transistor is connected to one of the plurality of gate lines to receive a gate drive signal, and a second electrode of the second transistor is connected to the first node; and a first end of the storage capacitor is connected to the first node, and a second end of the storage capacitor is connected to the second node. 4. The display panel according to claim 3 , further comprising a plurality of sensing control lines, wherein the sensing control circuit comprises a third transistor, a first electrode of the third transistor is connected to the second node, a gate electrode of the third transistor is connected to one of the sensing control lines to receive a sensing control signal, and a second electrode of the third transistor is connected to the sensing line. 5. The display panel according to claim 1 , further comprising a first power line, configured to provide a first power voltage to the plurality of pixel units. 6. The display panel according to claim 1 , further comprising: a data driver, configured to provide a data signal to the pixel units; a scan driver, configured to provide a gate drive signal to the pixel units; and a compensation controller, configured to generate compensation data according to the light-emitting current or the light-emitting voltage of the light-emitting element sensed by the sensing line and compensate the data signal with the compensation data. 7. The display panel according to claim 1 , wherein each pixel unit group comprises the plurality of pixel units in two rows and two columns, the plurality of pixel units in two rows and three columns, or the plurality of pixel units in two rows and four columns. 8. The display panel according to claim 1 , wherein the sensing line, the first data lines, and the second data lines extend in a same direction. 9. The display panel according to claim 1 , wherein the sensing line is formed in a same layer as the first data lines and/or the second data lines. 10. The display panel according to claim 1 , comprising a plurality of sensing lines, wherein the plurality of pixel unit groups are arranged in a matrix, and a plurality of pixel units of a plurality of pixel unit groups in each column are connected to a same one of the sensing lines. 11. The display panel according to claim 10 , wherein each of a plurality of pixel units in a first row of each of the plurality of pixel unit groups is connected to the one of the first data lines corresponding thereto, and each of a plurality of pixel units in a second row of each of the plurality of pixel unit groups is connected to the one of the second data lines corresponding thereto. 12. A display device, comprising the display panel according to claim 1 . 13. A compensation method for the display panel according to claim 1 , comprising: at different periods of a gate line being selected, sensing light-emitting currents or light-emitting voltages of light-emitting elements in the pixel unit group corresponding to the gate line respectively by using the sensing line. 14. The compensation method according to claim 13 , further comprising: generating compensation data according to the light-emitting currents or the light-emitting voltages of the light-emitting elements in the pixel unit group sensed by the sensing line, and using the compensation data to compensate data signals applied to the pixel units in the pixel unit group respectively. 15. The display panel according to claim 2 , further comprising a first power line, configured to provide a first power voltage to the plurality of pixel units.

Assignees

Inventors

Classifications

  • Preventing or counteracting the effects of ageing · CPC title

  • by monitoring each display pixel · CPC title

  • Improving the luminance or brightness uniformity across the screen · CPC title

  • Details of timing specific for flat panels, other than clock recovery · CPC title

  • Layout of electrodes and connections · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11205381B2 cover?
A display panel, a display device and a compensation method are provided. The display panel includes at least one pixel unit group, at least one sensing line, a plurality of gate lines, a plurality of first data lines and a plurality of second data lines. Each pixel unit group includes a plurality of pixel units arranged in two rows and a plurality of columns, the plurality of pixel units in ea…
Who is the assignee on this patent?
Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3258. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 21 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).