Micro light-emitting device module

US11183622B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11183622-B2
Application numberUS-201916716509-A
CountryUS
Kind codeB2
Filing dateDec 17, 2019
Priority dateOct 24, 2019
Publication dateNov 23, 2021
Grant dateNov 23, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A micro light-emitting device module includes a circuit substrate, a planarization layer and a micro light-emitting device. The planarization layer is disposed on an upper surface of the circuit substrate and has a first surface and a second surface opposite to each other. The second surface is in contact with the upper surface of the circuit substrate. The micro light-emitting device is disposed on the first surface of the planarization layer. A maximum height difference of the second surface of the planarization layer is greater than a thickness of the micro light-emitting device.

First claim

Opening claim text (preview).

What is claimed is: 1. A micro light-emitting device module, comprising: a circuit substrate; a planarization layer disposed on an upper surface of the circuit substrate and comprising a first surface and a second surface opposite to each other, wherein the second surface is in contact with the upper surface of the circuit substrate; and a micro light-emitting device disposed on the first surface of the planarization layer, wherein a maximum height difference of the second surface of the planarization layer is greater than a thickness of the micro light-emitting device, a conductive structure electrically connected to the circuit substrate and the micro light-emitting device, wherein the conductive structure comprises a first pad disposed on the upper surface of the circuit substrate and located in a via of the planarization layer, the first pad is connected to a second pad of the first surface of the planarization layer in the via. 2. The micro light-emitting device module according to claim 1 , wherein the maximum height difference of the second surface of the planarization layer is greater than a maximum height difference of the first surface of the planarization layer. 3. The micro light-emitting device module according to claim 2 , wherein a ratio of the maximum height difference of the first surface of the planarization layer to the maximum height difference of the second surface of the planarization layer is less than or equal to 0.1. 4. The micro light-emitting device module according to claim 1 , wherein a maximum height difference of the first surface of the planarization layer is less than the thickness of the micro light-emitting device. 5. The micro light-emitting device module according to claim 1 , wherein a ratio of the thickness of the micro light-emitting device to the maximum height difference of the second surface of the planarization layer is less than 0.5. 6. The micro light-emitting device module according to claim 1 , wherein the maximum height difference of the second surface of the planarization layer is greater than a width of the micro light-emitting device. 7. The micro light-emitting device module according to claim 1 , wherein the first pad and the second pad are not integrally formed. 8. The micro light-emitting device module according to claim 1 , wherein a material of the first pad is different from a material of the second pad. 9. The micro light-emitting device module according to claim 1 , wherein a resistance of the first pad is greater than a resistance of the second pad. 10. The micro light-emitting device module according to claim 1 , wherein a ratio of an area of a projection of the second pad onto the circuit substrate to an area of a projection of the first pad onto the circuit substrate is greater than 1 and less than or equal to 10. 11. The micro light-emitting device module according to claim 1 , wherein the micro light-emitting device comprises a third pad electrically connected to the second pad, an area of a projection of the second pad onto the circuit substrate being greater than an area of a projection of the third pad onto the circuit substrate, and the area of the projection of the third pad onto the circuit substrate being greater than an area of a projection of the first pad onto the circuit substrate. 12. The micro light-emitting device module according to claim 1 , wherein the planarization layer extends to a portion of a top surface of the first pad. 13. The micro light-emitting device module according to claim 1 , wherein an area of a projection of the second pad onto the circuit substrate is greater than an area of a projection of the first pad onto the circuit substrate, and the area of the projection of the first pad onto the circuit substrate is greater than an area of a projection of the via onto the circuit substrate. 14. The micro light-emitting device module according to claim 1 , wherein the second pad covers the first pad. 15. The micro light-emitting device module according to claim 1 , wherein the micro light-emitting device comprises a third pad electrically connected to the second pad, and the second pad comprises a groove facing the third pad. 16. The micro light-emitting device module according to claim 1 , wherein a projection of the micro light-emitting device onto the circuit substrate does not overlap a projection of the via onto the circuit substrate. 17. The micro light-emitting device module according to claim 1 , wherein a projection of the micro light-emitting device onto the circuit substrate does not overlap a projection of the first pad onto the circuit substrate. 18. The micro light-emitting device module according to claim 1 , wherein the second pad is recessed in or flush with the first surface of the planarization layer. 19. The micro light-emitting device module according to claim 1 , wherein the planarization layer comprises at least two vias, a length of one of the at least two vias that is close to an edge of the planarization layer being less than a length of one of the at least two vias that is far away from the edge of the planarization layer. 20. The micro light-emitting device module according to claim 1 , wherein a Young's modulus of the planarization layer is greater than a Young's modulus of the circuit substrate.

Assignees

Inventors

Classifications

  • Package configurations · CPC title

  • Containers · CPC title

  • H10H20/857Primary

    Interconnections, e.g. lead-frames, bond wires or solder balls · CPC title

  • Multilayer circuits · CPC title

  • H05K1/113Primary

    Via provided in pad; Pad over filled via · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11183622B2 cover?
A micro light-emitting device module includes a circuit substrate, a planarization layer and a micro light-emitting device. The planarization layer is disposed on an upper surface of the circuit substrate and has a first surface and a second surface opposite to each other. The second surface is in contact with the upper surface of the circuit substrate. The micro light-emitting device is dispos…
Who is the assignee on this patent?
Playnitride Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10H20/857. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 23 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).