Voltage equalization method for use in radiofrequency switch having multiple transistors connected in series and radiofrequency switch

US11146259B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11146259-B2
Application numberUS-201716474714-A
CountryUS
Kind codeB2
Filing dateDec 31, 2017
Priority dateDec 31, 2016
Publication dateOct 12, 2021
Grant dateOct 12, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A voltage equalization method for use in a radiofrequency switch having multiple transistors connected in series and the radiofrequency switch. In the voltage equalization method, capacitors are additionally provided as parasitic capacitances between source electrodes and drain electrodes of transistors (M 1 -MN) connected in series to compose a radiofrequency switch, and voltage drop uniformity is implemented for the transistors (M 1 -MN) by adjusting the parasitic capacitances of the transistors (M 1 -MN). By means of different combinations of the positions, sizes, and spacing of metal bars on a first metal layer ( 1 ) and on a second metal layer ( 2 ), the parasitic capacitances between the source electrodes and the drain electrodes of the transistors (M 1 -MN) can be finely adjusted, thus increasing the voltage drop uniformity of the transistors (M 1 -MN). The method uses less transistors to accomplish the design of the radiofrequency switch.

First claim

Opening claim text (preview).

What is claimed is: 1. A voltage equalization method for a multi-transistor series radiofrequency switch, wherein a parasitic capacitor is implemented by a metal strip arranged on each transistor and a respective metal layer of each transistor between a source and a drain of each of transistors connected in series to form the radiofrequency switch, the parasitic capacitor comprises an intra-layer parasitic capacitor between metal strips on same metal layer and an interlayer parasitic capacitor between metal strips on adjacent metal layers, wherein: by adjusting the intra-layer parasitic capacitor and the interlayer parasitic capacitor of each transistor, a voltage drop uniformity of each transistor is achieved, wherein the intra-layer parasitic capacitor is used for major compensation and the interlayer parasitic capacitor is used for minor adjustment. 2. The voltage equalization method according to claim 1 , wherein a size of the metal strips is increased/decreased in a grid width direction to enlarge/reduce an area of the parasitic capacitor between the metal strips, so that the intra-layer parasitic capacitor is enlarged/reduced. 3. The voltage equalization method according to claim 1 , wherein a gap between the metal strips is enlarged/reduced in a grid length direction to enlarge/reduce a gap between capacitor plates, so that the intra-layer parasitic capacitor is reduced/enlarged. 4. The voltage equalization method according to claim 1 , wherein there are M second metal strips, which are connected respectively to M first metal strips in a first metal layer, so that the M second metal strips and N+1−M metal strips in the first metal layer compose interlayer parasitic capacitors, wherein M is a positive integer and not greater than N. 5. A radiofrequency switch, composed by sources and drains of N transistors which are connected in sequence to form a series structure comprising N+1 nodes, wherein N is a positive integer; each node is connected to a first metal strip on a first metal layer through a metal and silicon contact hole, a second metal layer is provided with one or more second metal strips, and the second metal strip is connected to part of the first metal strip; the first metal strips, the second metal strips and the N+1 nodes compose N parasitic capacitors; and by adjusting a size and gap of the first metal strips, a size and gap of the second metal strips and a positional relation between the first metal strips and the second metal strips, the sizes of the N parasitic capacitors are adjusted respectively, wherein the parasitic capacitor comprises an intra-layer parasitic capacitor between metal strips on same metal layer and an interlayer parasitic capacitor between metal strips on adjacent metal layers, the intra-layer parasitic capacitor is used for major compensation and the interlayer parasitic capacitor is used for minor adjustment. 6. A communication terminal, wherein the communication terminal comprises the radiofrequency switch according to claim 5 . 7. The radiofrequency switch according to claim 5 , wherein the size of the metal strips is increased/decreased in a grid width direction to enlarge/reduce an area of the parasitic capacitor between the metal strips, so that the intra-layer parasitic capacitor is enlarged/reduced. 8. The radiofrequency switch according to claim 5 , wherein the gap between the metal strips is enlarged/reduced in a grid length direction to enlarge/reduce a gap between capacitor plates, so that the intra-layer parasitic capacitor is reduced/enlarged. 9. The radiofrequency switch according to claim 5 , wherein there are M second metal strips, which are connected respectively to M first metal strips in the first metal layer, so that the M second metal strips and N+1−M metal strips in the first metal layer compose interlayer parasitic capacitors, wherein M is a positive integer and not greater than N.

Assignees

Inventors

Classifications

  • Capacitor integral with wiring layers · CPC title

  • Electrodes · CPC title

  • H03K17/102Primary

    in field-effect transistor switches · CPC title

  • the output circuit comprising more than one controlled field-effect transistor · CPC title

  • by the use, as active elements, of semiconductor devices (using diodes H03K17/74) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11146259B2 cover?
A voltage equalization method for use in a radiofrequency switch having multiple transistors connected in series and the radiofrequency switch. In the voltage equalization method, capacitors are additionally provided as parasitic capacitances between source electrodes and drain electrodes of transistors (M 1 -MN) connected in series to compose a radiofrequency switch, and voltage drop uniformit…
Who is the assignee on this patent?
Vanchip Tianjin Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification H03K17/102. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 12 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).