Display substrate area surrounded by wiring having plurality of tips on side thereof

US11127735B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11127735-B2
Application numberUS-201916433599-A
CountryUS
Kind codeB2
Filing dateJun 6, 2019
Priority dateAug 29, 2018
Publication dateSep 21, 2021
Grant dateSep 21, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display substrate comprises a display area and a non-display area around the display area; at least one ground terminal located in the non-display area; a first wiring disposed in the non-display area and being around the display area; and a second wiring disposed between the first wiring and the display area and being positioned around the non-display area. The second wiring is provided with at least one tip on a side closer to the first wiring, the at least one tip pointing to the side of the first wiring. The first wiring and the second wiring are respectively connected to the at least one ground terminal.

First claim

Opening claim text (preview).

What is claimed is: 1. A display substrate, comprising: a display area and a non-display area around the display area; at least one ground terminal in the non-display area; a first wiring in the non-display area, the first wiring being positioned around the display area; and a second wiring between the first wiring and the display area, the second wiring being positioned around the display area, the second wiring having a plurality of tips on a side closer to the first wiring, and the plurality of tips pointing to the side of the first wiring; wherein a cross-section of individual ones of the plurality of tips parallel to a display surface is an isosceles acute triangle, a bottom edge of the isosceles acute triangle being connected to and integrated with the second wiring; wherein two ends of the first wiring are connected to two ground terminals in a one-to-one correspondence, the second wiring is disposed in parallel to the first wiring, and the second wiring is located on a side of the first wiring adjacent to the display area; and wherein two ends of the second wiring are also connected to the two ground terminals in a one-to-one correspondence. 2. The display substrate according to claim 1 , wherein, for the plurality of tips provided on the second wiring, a distance between two adjacent ones of the plurality of tips is equal to a distance between other two adjacent ones of the plurality of tips. 3. The display substrate according to claim 1 , wherein a distance between the first wiring and the second wiring is 30 μm to 100 μm. 4. The display substrate according to claim 1 , wherein the first wiring and the second wiring are provided on one or both of an array substrate and a color filter substrate. 5. The display substrate according to claim 1 , wherein the plurality of tips are configured to realize point discharge thereon, and are configured to conduct static electricity that is not discharged by the second wiring to the first wiring, preventing the static electricity in the second wiring from being conducted to the display area. 6. A manufacturing method of a display substrate, comprising: forming a display area and a non-display area around the display area; providing at least one ground terminal in the non-display area; forming a first wiring in the non-display area, the first wiring being positioned around the display area; and forming a second wiring between the first wiring and the display area, the second wiring being positioned around the non-display area, the second wiring having a plurality of tips on a side closer to the first wiring, and the plurality of tips pointing to the side of the first wiring; wherein a cross-section of individual ones of the plurality of tips parallel to a display surface is an isosceles acute triangle, a bottom edge of the isosceles acute triangle being connected to and integrated with the second wiring; wherein two ends of the first wiring are connected to two ground terminals in a one-to-one correspondence, the second wiring is disposed in parallel to the first wiring, and the second wiring is located on a side of the first wiring adjacent to the display area; and wherein two ends of the second wiring are also connected to the two ground terminals in a one-to-one correspondence. 7. The manufacturing method of a display substrate according to claim 6 , wherein a distance between the first wiring and the second wiring is 30 to 100 μm. 8. The manufacturing method of a display substrate according to claim 6 , wherein the first wiring and the second wiring are formed on one or both of an array substrate and a color filter substrate. 9. A display device, comprising: a display substrate, comprising: a display area and a non-display area around the display area; at least one ground terminal in the non-display area; a first wiring in the non-display area, the first wiring being positioned around the display area; and a second wiring between the first wiring and the display area, the second wiring being positioned around the display area, the second wiring having a plurality of tips on a side closer to the first wiring, and the plurality of tips pointing to the side of the first wiring, wherein a cross-section of individual ones of the plurality of tips parallel to a display surface is an isosceles acute triangle, a bottom edge of the isosceles acute triangle being connected to and integrated with the second wiring; wherein two ends of the first wiring are connected to two ground terminals in a one-to-one correspondence, the second wiring is disposed in parallel to the first wiring, and the second wiring is located on a side of the first wiring adjacent to the display area; and wherein two ends of the second wiring are also connected to the two ground terminals in a one-to-one correspondence. 10. The display device according to claim 9 , wherein, for the plurality of tips provided on the second wiring, a distance between two adjacent ones of the plurality of tips is equal to a distance between other two adjacent ones of the plurality of tips. 11. The display device according to claim 9 , wherein a distance between the first wiring and the second wiring is 30 μm to 100 μm. 12. The display device according to claim 9 , wherein the first wiring and the second wiring are provided on one or both of an array substrate and a color filter substrate. 13. The display device according to claim 9 , wherein the plurality of tips are configured to realize point discharge thereon, and are configured to conduct static electricity that is not discharged by the second wiring to the first wiring, preventing the static electricity in the second wiring from being conducted to the display area.

Assignees

Inventors

Classifications

  • protecting against electrostatic charges or discharges, e.g. Faraday shields (integrated devices comprising arrangements for electrical protection H10D89/60) · CPC title

  • Interconnections, e.g. scanning lines · CPC title

  • wherein the TFTs are in active matrices · CPC title

  • of multiple TFTs · CPC title

  • using passive elements as protective elements · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11127735B2 cover?
A display substrate comprises a display area and a non-display area around the display area; at least one ground terminal located in the non-display area; a first wiring disposed in the non-display area and being around the display area; and a second wiring disposed between the first wiring and the display area and being positioned around the non-display area. The second wiring is provided with…
Who is the assignee on this patent?
Ordos Yuansheng Optoelectronics Co Ltd, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10D89/931. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Sep 21 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).