Error display system, error display method, and information processing apparatus
US-2020174874-A1 · Jun 4, 2020 · US
US11113130B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11113130-B2 |
| Application number | US-202016788985-A |
| Country | US |
| Kind code | B2 |
| Filing date | Feb 12, 2020 |
| Priority date | Feb 13, 2019 |
| Publication date | Sep 7, 2021 |
| Grant date | Sep 7, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
An electronic apparatus includes a memory; a communication circuitry configured to communicate with a server; and a processor configured to: control the communication circuitry to transmit error information about a first error, which occurs during an operation, to the server, based on the first error, receive information about data to be collected for solving a second error set based on the error information from the server, store the data generated during the operation based on the received information in the memory, and control the communication circuitry to transmit the stored data to the server, based on the second error which occurs during the operation.
Opening claim text (preview).
What is claimed is: 1. An electronic apparatus comprising: a memory; a communication circuitry configured to communicate with a server; and a processor configured to: identify whether a first error occurs during a first operation performed by the processor; control, to the server, the communication circuitry to transmit error information about the identified first error; control, from the server, the communication circuitry to receive policy information indicating a data type to be collected to debug a second error which occurs during a second operation performed by the processor, the policy information being based on the error information transmitted to the server; collect data corresponding to the data type during the second operation; store the collected data the memory; and control, to the server, the communication circuitry to transmit the stored data. 2. The electronic apparatus according to claim 1 , wherein the data to be collected to debug the second error is set based on the error information transmitted from the electronic apparatus to the server, and based on error information collected from a plurality of other electronic apparatuses by the server. 3. The electronic apparatus according to claim 2 , wherein the second error comprises an error, which occurs the greatest number of times, among errors reported in the error information collected from the electronic apparatus and the error information collected from the plurality of other electronic apparatuses. 4. The electronic apparatus according to claim 1 , wherein the processor receives the policy information based on the memory comprising a usable capacity, of storing the data to be collected to debug the second error, higher than a threshold usable memory capacity. 5. The electronic apparatus according to claim 4 , wherein the processor transmits information about the usable capacity of the memory to the server, so that the server selectively transmits policy information about the data to be collected based on the usable capacity of the memory. 6. The electronic apparatus according to claim 1 , wherein the first error is identical to the second error. 7. The electronic apparatus according to claim 1 , wherein the policy information is defined based on error information collected from a plurality of other terminals in addition to the error information transmitted from the terminal. 8. A method of controlling an electronic apparatus, comprising: identifying whether a first error occurs during a first operation performed by a processor; transmitting error information about the identified first error to a server; receiving policy information indicating a data type to be collected to debug a second error which occurs during a second operation performed by the processor based on the error information transmitted to the server, from the server; collecting the data corresponding to the data type during the second operation; store the collected data in a memory; and transmitting the stored data to the server. 9. The method according to claim 8 , wherein the data to be collected to debug the second error is set based on the error information transmitted from the electronic apparatus to the server, and based on error information collected from a plurality of other electronic apparatuses by the server. 10. The method according to claim 9 , wherein the second error comprises an error, which occurs the greatest number of times, among errors reported in the error information collected from the electronic apparatus and the error information collected from the plurality of other electronic apparatuses. 11. The method according to claim 8 , further comprising receiving the policy information based on the memory comprising a usable capacity, of storing the data to be collected to debug the second error, higher than a threshold usable memory capacity. 12. The method according to claim 11 , further comprising transmitting information about the usable capacity of the memory to the server, so that the server selectively transmits policy information about the data to be collected based on the usable capacity of the memory. 13. The method according to claim 8 , wherein the first error is identical to the second error. 14. A server comprising: a communication circuitry configured to communicate with a plurality of terminals; and a processor configured to: control the communication circuitry to receive error information about one or more errors occurred in the plurality of terminals from the plurality of terminals; select an error which occurred the most among the one or more errors based on the received error information, select one or more terminals among the plurality of terminals which transmitted the error information about the selected error, control the communication circuitry to transmit policy information indicating a data type to be collected to debug the selected error to the selected one or more terminals, and collect data corresponding to the data from the selected one or more terminals. 15. The server according to claim 14 , wherein the processor is configured to select the one or more terminals having a usable memory capacity of storing the data to be collected higher than a threshold usable memory capacity, respectively. 16. The server according to claim 15 , wherein the processor is configured to selectively transmit the policy information about the data to be collected to the one or more terminals having a usable memory capacity of storing the data to be collected higher than a threshold usable memory capacity, respectively. 17. The server according to claim 14 , wherein the selected error is identical to the one or more errors occurred in the plurality of terminals.
where the reporting involves data filtering, e.g. pattern matching, time or event triggered, adaptive or policy-based reporting · CPC title
Storage of error reports, e.g. persistent data storage, storage using memory protection · CPC title
Error filtering or prioritizing based on a policy defined by the user or on a policy defined by a hardware/software module, e.g. according to a severity level · CPC title
in a remote unit communicating with a single-box computer node experiencing an error/fault (remote testing G06F11/2294) · CPC title
Digitisers structurally integrated in a display · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.