Method for a GaN vertical microcavity surface emitting laser (VCSEL)

US11095096B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11095096-B2
Application numberUS-201514687814-A
CountryUS
Kind codeB2
Filing dateApr 15, 2015
Priority dateApr 16, 2014
Publication dateAug 17, 2021
Grant dateAug 17, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods and structures for forming vertical-cavity light-emitting devices are described. An n-side or bottom-side layer may be laterally etched to form a porous semiconductor region and converted to a porous oxide. The porous oxide can provide a current-blocking and guiding layer that aids in directing bias current through an active area of the light-emitting device. Distributed Bragg reflectors may be fabricated on both sides of the active region to form a vertical-cavity surface-emitting laser. The light-emitting devices may be formed from III-nitride materials.

First claim

Opening claim text (preview).

What is claimed is: 1. A semiconductor light-emitting device comprising: a substrate; an active region comprising semiconductor material, wherein the active region has a first area and at least a portion of the active region is configured for carrier recombination; a doped semiconductor region comprising a first portion of a layer having a thickness and located between the active region and the substrate, the doped semiconductor region having a second area smaller than the first area; and a porous oxide region formed from a second portion of the layer and extending around the doped semiconductor region and located between the active region and the substrate, wherein the porous oxide comprises pores extending laterally into the second portion of the layer, and wherein the porous oxide is porous gallium oxide. 2. The semiconductor light-emitting device of claim 1 , wherein the active region and doped semiconductor region comprise III-nitride material. 3. The semiconductor light-emitting device of claim 2 , wherein the active region is configured to produce photons when electrical current flows through the active region. 4. The semiconductor light-emitting device of claim 1 , wherein the porous oxide region is formed in and from a same layer of material as the doped semiconductor region. 5. The semiconductor light-emitting device of claim 1 , wherein the doped semiconductor region comprises n-type conductivity material. 6. The semiconductor light-emitting device of claim 1 , wherein the active region comprises multiple quantum wells formed from layers of III-nitride material. 7. The semiconductor light-emitting device of claim 1 , further comprising a conductive layer of semiconductor material formed between the doped semiconductor region and the substrate, wherein a doping density of the conductive layer is less than a doping density of the doped semiconductor region. 8. The semiconductor light-emitting device of claim 7 , further comprising an undoped semiconductor layer between the conductive layer of semiconductor material and the substrate. 9. The semiconductor light-emitting device of claim 7 , wherein a doping density of the conductive layer is between approximately 5×10 17 cm −3 and approximately 2×10 18 cm −3 and a doping density of the doped semiconductor region is between approximately 3×10 18 cm −3 and approximately 1×10 19 cm −3 . 10. The semiconductor light-emitting device of claim 1 , further comprising a first distributed Bragg reflector located between the doped semiconductor region and the substrate. 11. The semiconductor light-emitting device of claim 10 , wherein the first distributed Bragg reflector comprises alternating layers of air and III-nitride material. 12. The semiconductor light-emitting device of claim 10 , further comprising at least one undoped semiconductor layer between the doped semiconductor region and the first distributed Bragg reflector. 13. The semiconductor light-emitting device of claim 10 , further comprising: a conductive layer having a doping density between approximately 5×10 17 cm −3 and approximately 2×10 18 cm −3 located between the doped semiconductor region and the first distributed Bragg reflector; and an undoped semiconductor layer between the conductive layer and the first distributed Bragg reflector, wherein a doping density of the doped semiconductor region is between approximately 3×10 18 cm −3 and approximately 1×10 19 cm −3 . 14. The semiconductor light-emitting device of claim 10 , further comprising a second distributed Bragg reflector located on a side of the active region away from the substrate. 15. The semiconductor light-emitting device of claim 14 , wherein the second distributed Bragg reflector comprises layers of dielectric material. 16. The semiconductor light-emitting device of claim 1 , wherein the porous oxide region has pore sizes less than approximately one micron. 17. The semiconductor light-emitting device of claim 1 , wherein the porous oxide region has a range of pore sizes between approximately 20 nm and approximately 200 nm. 18. A method for making an integrated light-emitting device, the method comprising: forming a mesa on a substrate that comprises an active region comprising semiconductor material, wherein the active region has a first area and at least a portion of the active region is configured for carrier recombination, and a doped semiconductor region comprising a first portion of a layer having a thickness and located between the active region and the substrate, the doped semiconductor region having a second area smaller than the first area; forming a porous oxide region from a second portion of the layer extending around the doped semiconductor region and located between the active region and the substrate, wherein the porous oxide comprises pores extending laterally into the second portion of the layer, and wherein the porous oxide is porous gallium oxide, wherein forming the porous oxide region comprises: etching the layer to form a porous region; and converting the porous region to porous oxide. 19. The method of claim 18 , wherein forming the doped semiconductor region comprises epitaxially growing an n-type conductivity layer of III-nitride material. 20. The method of claim 18 , further comprising forming a conductive layer of semiconductor material adjacent the doped semiconductor region, wherein a doping density of the conductive layer is less than a doping density of the doped semiconductor region. 21. The method of claim 20 , further comprising: forming the doped semiconductor region and conductive layer from III-nitride material; doping the conductive layer with a doping density between approximately 5×10 17 cm −3 and approximately 2×10 18 cm −3 ; and doping the doped semiconductor region with a doping density between approximately 3×10 18 cm −3 and approximately 1×10 19 cm −3 . 22. The method of claim 18 , wherein the etching comprises electrochemical etching with a hydrofluoric-based etchant. 23. The method of claim 22 , wherein the etching further comprises applying a bias between approximately 7 volts and approximately 20 volts between the doped semiconductor region and an electrode in the etchant. 24. The method of claim 18 , wherein the active region is configured to produce photons when electrical current flows through the active region. 25. The method of claim 24 , wherein forming the active region comprises forming multiple quantum wells from layers of III-nitride material. 26. The method of claim 18 , further comprising forming a first distributed Bragg reflector located between the doped semiconductor region and the substrate. 27. The method of claim 26 , wherein forming the first distributed Bragg reflector comprises: epitaxially growing at least one layer of n-type III-nitride semiconductor material and at least one layer of undoped III-nitride semiconductor material; etching a hole adjacent the mesa to expose sidewalls of n-type III-nitride semiconductor material; and electrochemically etching at least a portion of the at least one layer of n-type III-nitride semiconductor material to form at least one air gap between the doped semiconductor region and the substrate. 28. The method of claim 27 , wherein the at least one layer of n-type III-nitride semiconductor material comprises GaN and have a doping density

Assignees

Inventors

Classifications

  • Porous materials · CPC title

  • containing nitrogen, e.g. GaN · CPC title

  • Current-blocking structures · CPC title

  • characterised by the crystal structures or orientations, e.g. polycrystalline, amorphous or porous · CPC title

  • having specific optical properties, e.g. transparent electrodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11095096B2 cover?
Methods and structures for forming vertical-cavity light-emitting devices are described. An n-side or bottom-side layer may be laterally etched to form a porous semiconductor region and converted to a porous oxide. The porous oxide can provide a current-blocking and guiding layer that aids in directing bias current through an active area of the light-emitting device. Distributed Bragg reflector…
Who is the assignee on this patent?
Univ Yale
What technology area does this patent fall under?
Primary CPC classification H01S5/34333. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 17 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).