Half-bridge differential sensor

US11085953B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11085953-B2
Application numberUS-201916512526-A
CountryUS
Kind codeB2
Filing dateJul 16, 2019
Priority dateJul 16, 2018
Publication dateAug 10, 2021
Grant dateAug 10, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present invention relates to a half-bridge signal processing circuit comprising a first and a second branch. The first branch comprises a first stimulus responsive sense element and a first current source arranged to provide a current to the first sense element. The second branch comprises a second stimulus responsive sense element and a second current source arranged to provide a current to said second sense element. The first and the second branch have a terminal in common. The first branch comprises a first node between said the current source and the first stimulus responsive sense element configured to generate a first signal related to a voltage over the first sense element. The second branch comprises a second node between the second current source and the second stimulus responsive sense element configured to generate a second signal related to a voltage over the second sense element.

First claim

Opening claim text (preview).

The invention claimed is: 1. A signal processing circuit comprising a first and a second branch, wherein said first branch is arranged to receive at one end a first voltage supply signal and comprises a first stimulus responsive sense element and a first current source arranged to provide a current to said first sense element and said second branch is arranged to receive at one end a second voltage supply signal and comprises a second stimulus responsive sense element and a second current source arranged to provide a current to said second sense element, whereby said first stimulus responsive sense element at the other end of said first branch and said second stimulus responsive sense element at the other end of said second branch have a terminal in common to connect to a common potential, and whereby said first branch comprises a first node between said first current source and said first stimulus responsive sense element configured to generate a first signal related to a voltage over said first sense element, whereby said second branch comprises a second node between said second current source and said second stimulus responsive sense element configured to generate a second signal related to a voltage over said second sense element, and wherein a differential output voltage signal is obtained from the difference between said first and said second signal; wherein a read-out circuit is arranged for receiving said first and said second signal and for reading out a common mode voltage derived from said first and said second signal; wherein a feedback control unit is arranged for receiving said common mode voltage and an indication of a target range for said common mode voltage, and for producing a feedback control signal to said first and said second current source. 2. The signal processing circuit as in claim 1 , wherein said first and said second current source are adaptive. 3. The signal processing circuit as in claim 1 , wherein said feedback control signal is determined based on a comparison of said common mode voltage and said target range. 4. The signal processing circuit as in claim 1 , arranged for determining a ratio of said differential output voltage signal to said common mode voltage derived from said first and said second signal. 5. The signal processing circuit as in claim 4 , comprising a calculation means to calculate said ratio. 6. The signal processing circuit as in claim 1 , arranged to use said common mode voltage derived from said first and said second signal as a reference voltage. 7. The signal processing circuit as in claim 1 , comprising in a further branch a reference resistor and a further current source arranged to provide current to said reference resistor, whereby said further branch comprises a further node between said further current source and said reference resistor configured to output a further signal representing a voltage over said reference resistor. 8. The signal processing circuit as in claim 7 , wherein said further current source arranged to receive said feedback control signal. 9. The signal processing circuit as in claim 8 , arranged to compute a ratio of said further signal to said common mode voltage. 10. The signal processing circuit as in claim 1 , wherein a half-bridge equivalent resistance formed by said first and said second stimulus responsive sense elements, is temperature dependent. 11. The signal processing circuit as in claim 1 , comprising a filter for filtering said common mode voltage. 12. A signal processing circuit comprising a first and a second branch, wherein said first branch is arranged to receive at one end a first voltage supply signal and comprises a first stimulus responsive sense element and a first current source arranged to provide a current to said first sense element and said second branch is arranged to receive at one end a second voltage supply signal and comprises a second stimulus responsive sense element and a second current source arranged to provide a current to said second sense element, whereby said first stimulus responsive sense element at the other end of said first branch and said second stimulus responsive sense element at the other end of said second branch are directly connected to a common terminal to connect to a common potential, and whereby said first branch comprises a first node between said first current source and said first stimulus responsive sense element configured to generate a first signal related to a voltage over said first sense element, whereby said second branch comprises a second node between said second current source and said second stimulus responsive sense element configured to generate a second signal related to a voltage over said second sense element, and wherein a differential output voltage signal is obtained from the difference between said first and said second signal; wherein a read-out circuit is arranged for receiving said first and said second signal and for reading out a common mode voltage derived from said first and said second signal; wherein a feedback control unit is arranged for receiving said common mode voltage and an indication of a target range for said common mode voltage, and for producing a feedback control signal to said first and said second current source.

Assignees

Inventors

Classifications

  • G01R17/105Primary

    for measuring impedance or resistance · CPC title

  • Measuring current only · CPC title

  • by making use of variations in inductance {, i.e. electric circuits therefor} · CPC title

  • Testing of circuits in sensor or actuator systems (testing of apparatus for measuring electric or magnetic variables G01R35/00; testing of indicating or recording apparatus G01D; in airbag systems B60R21/0173; checking gas analysers G01N33/007; monitoring or fail-safe circuits for electromagnets H01F7/1844) · CPC title

  • G05F1/56Primary

    using semiconductor devices in series with the load as final control devices (G05F1/461 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11085953B2 cover?
The present invention relates to a half-bridge signal processing circuit comprising a first and a second branch. The first branch comprises a first stimulus responsive sense element and a first current source arranged to provide a current to the first sense element. The second branch comprises a second stimulus responsive sense element and a second current source arranged to provide a current t…
Who is the assignee on this patent?
Melexis Technologies Nv
What technology area does this patent fall under?
Primary CPC classification G01R17/105. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 10 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).