Switching circuit and operation method

US11082041B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11082041-B2
Application numberUS-201916701360-A
CountryUS
Kind codeB2
Filing dateDec 3, 2019
Priority dateJun 28, 2019
Publication dateAug 3, 2021
Grant dateAug 3, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A switching circuit includes a live wire power obtaining circuit, a control circuit, and a tunable capacitor array. The live wire power obtaining circuit is coupled to a live wire to receive an alternating current (AC) voltage. The control circuit is configured to perform a zero-crossing detection to the alternating current voltage. The tunable capacitor array is coupled to the live wire power obtaining circuit and the control circuit. The control circuit is configured to control the live wire power obtaining circuit to supply power to the control circuit or the tunable capacitor array to discharge to supply power to the control circuit based on a state of a first switch and a zero-crossing detection result.

First claim

Opening claim text (preview).

What is claimed is: 1. A switching circuit, comprising: a live wire power obtaining circuit coupled to a live wire to receive an alternating current voltage, wherein the live wire power obtaining circuit comprises: a first power supply circuit coupled to the live wire; a second power supply circuit coupled to the live wire; and a first switch coupled between the first power supply circuit and the second power supply circuit; a control circuit configured to perform a zero-crossing detection to the alternating current voltage; and a tunable capacitor array coupled to the live wire power obtaining circuit and the control circuit, wherein the control circuit is configured to control the live wire power obtaining circuit to supply power to the control circuit or the tunable capacitor array to discharge to supply power to the control circuit based on a state of the first switch and a zero-crossing detection result. 2. The switching circuit of claim 1 , wherein when the first switch is turned off and the zero-crossing detection result is in a positive half cycle, the first power supply circuit outputs an output voltage according to the alternating current voltage to supply power to the control circuit and to charge the tunable capacitor array. 3. The switching circuit of claim 2 , wherein when the first switch is turned off and the zero-crossing detection result is in a negative half cycle, the tunable capacitor array discharges to supply power to the control circuit. 4. The switching circuit of claim 1 , wherein when the first switch is turned on and the zero-crossing detection result is in a positive half cycle, the second power supply circuit outputs an output voltage according to the alternating current voltage to supply power to the control circuit and to charge the tunable capacitor array. 5. The switching circuit of claim 4 , wherein when the first switch is turned on and the zero-crossing detection result is in a negative half cycle, the tunable capacitor array discharges to supply power to the control circuit. 6. The switching circuit of claim 4 , wherein the second power supply circuit comprises: a second switch coupled between the live wire and a load, wherein the alternating current voltage is provided to the load via the second switch. 7. The switching circuit of claim 1 , wherein the tunable capacitor array comprises a plurality of capacitors, and wherein when a discharging voltage of the tunable capacitor array is lower than a predetermined voltage, the control circuit controls a plurality of switches corresponding to the capacitors to increase the discharging voltage. 8. The switching circuit of claim 1 , wherein the control circuit comprises a network module control chip, wherein under a condition that the network module control chip executes a scanning process, the network module control chip enters a sleeping mode after a scanning of a first channel is finished, and a second channel is scanned after the sleeping mode is finished. 9. The switching circuit of claim 8 , wherein the network module control chip enters a sleeping mode after a handshake between the network module control chip and a network base station is finished. 10. The switching circuit of claim 8 , wherein when the network module control chip executes a re-connection process, a re-connection number of the network module control chip is lower than a predetermined number. 11. The switching circuit of claim 8 , wherein the network module control chip executes a transmission process when the zero-crossing detection result is in a negative half cycle. 12. A switching circuit, comprising: a live wire power obtaining circuit coupled to a live wire to receive an alternating current voltage; and a control circuit configured to control the live wire power obtaining circuit or an energy storage circuit to supply power to the control circuit according to a state of a switch and the alternating current voltage, wherein the control circuit comprises a network module control chip, wherein under a condition that the network module control chip executes a scanning process, the network module control chip enters a sleeping mode after a scanning of a first channel is finished, and a second channel is scanned after the sleeping mode is finished. 13. The switching circuit of claim 12 , wherein the network module control chip enters a sleeping mode after a handshake between the network module control chip and a network base station is finished. 14. The switching circuit of claim 12 , wherein when the network module control chip executes a re-connection process, a re-connection number of the network module control chip is lower than a predetermined number. 15. The switching circuit of claim 12 , wherein the network module control chip executes a transmission process when the alternating current voltage is in a negative half cycle. 16. An operation method of a switching circuit, comprising: receiving an alternating current voltage by a live wire power obtaining circuit, wherein the live wire power obtaining circuit comprises a first power supply circuit coupled to the live wire, a second power supply circuit coupled to the live wire, and a first switch coupled between the first power supply circuit and the second power supply circuit; performing a zero-crossing detection to the alternating current voltage by a control circuit; and based on a state of the first switch and a zero-crossing detection result, supplying power to the control circuit by the live wire power obtaining circuit or discharging to supply power to the control circuit by a tunable capacitor array. 17. The operation method of claim 16 , further comprising: generating an output voltage according to the alternating current voltage to supply power to the control circuit and to charge the tunable capacitor array by the first power supply circuit of the live wire power obtaining circuit when the first switch is turned off and the zero-crossing detection result is in a positive half cycle. 18. The operation method of claim 17 , further comprising: discharging to supply power to the control circuit by the tunable capacitor array when the first switch is turned off and the zero-crossing detection result is in a negative half cycle. 19. The operation method of claim 16 , further comprising: generating an output voltage according to the alternating current voltage to supply power to the control circuit and to charge the tunable capacitor array by the second power supply circuit of the live wire power obtaining circuit when the first switch is turned on and the zero-crossing detection result is in a positive half cycle. 20. The operation method of claim 19 , further comprising: discharging to supply power to the control circuit by the tunable capacitor array when the first switch is turned on and the zero-crossing detection result is in a negative half cycle.

Assignees

Inventors

Classifications

  • Variable-capacitance diodes, e.g. varactors · CPC title

  • H03K17/56Primary

    by the use, as active elements, of semiconductor devices (using diodes H03K17/74) · CPC title

  • Modifications for compensating variations of physical values, e.g. of temperature · CPC title

  • Modifications for indicating state of switch · CPC title

  • by measures taken in the control circuit · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11082041B2 cover?
A switching circuit includes a live wire power obtaining circuit, a control circuit, and a tunable capacitor array. The live wire power obtaining circuit is coupled to a live wire to receive an alternating current (AC) voltage. The control circuit is configured to perform a zero-crossing detection to the alternating current voltage. The tunable capacitor array is coupled to the live wire power …
Who is the assignee on this patent?
Realtek Semiconductor Corp
What technology area does this patent fall under?
Primary CPC classification H03K17/56. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 03 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).