Methods and devices for alleviating thermal boil off in immersion-cooled electronic devices

US11074943B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11074943-B2
Application numberUS-201916680265-A
CountryUS
Kind codeB2
Filing dateNov 11, 2019
Priority dateNov 11, 2019
Publication dateJul 27, 2021
Grant dateJul 27, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A base deck for a data storage device includes a body. The body includes a bottom wall and sidewalls that create an internal cavity. The bottom wall includes a textured external surface opposite the internal cavity. The base deck can be coupled to a cover to seal the internal cavity.

First claim

Opening claim text (preview).

We claim: 1. An apparatus comprising: a base deck for a data storage device, the base deck having a body that includes a bottom wall and sidewalls that create an internal cavity, the bottom wall including a textured external surface opposite the internal cavity; wherein the textured external surface is configured to resist coalescence of bubbles. 2. The apparatus of claim 1 , wherein the textured external surface includes a plurality of channels. 3. The apparatus of claim 2 , wherein the plurality of channels have a width and height less than one millimeter. 4. The apparatus of claim 1 , further comprising: a circuit board coupled to the body and arranged to at least partially cover the textured external surface. 5. The apparatus of claim 1 , further comprising: a circuit board coupled to the body and arranged to completely cover the textured external surface. 6. The apparatus of claim 1 , wherein the bottom wall includes a non-textured surface opposite the internal cavity. 7. The apparatus of claim 1 , further comprising: a top cover coupled to the base deck; and a spindle motor directly coupled to the base deck. 8. The apparatus of claim 1 , wherein the textured surface includes channels have a depth of 100-5,000 nanometers. 9. The apparatus of claim 1 , wherein the textured surface is an etched textured surface. 10. The apparatus of claim 1 , wherein the data storage device is a hard disk drive. 11. The apparatus of claim 1 , wherein the textured external surface has a roughness that is greater than other external surfaces of the base deck. 12. A system comprising: a data storage system including an enclosure; and data storage devices positioned within the enclosure, the data storage devices each including a base deck with body coupled to a cover, the body of each of the data storage devices including a bottom wall and sidewalls that create an internal cavity, the bottom wall including a textured external surface opposite the internal cavity, wherein each of the data storage devices includes a circuit board that is coupled to the body and that is arranged to at least partially cover the textured external surface; wherein the textured external surface is configured to resist coalescence of bubbles. 13. The system of claim 12 , further comprising: a cooling system including a tank, wherein the data storage system is positioned within the tank. 14. The system of claim 13 , wherein the tank is at least partially filled with a coolant. 15. The system of claim 14 , wherein the data storage system is at least partially immersed in the coolant. 16. The system of claim 13 , wherein the each of the data storage devices is arranged such that the textured external surface is parallel with a direction perpendicular to a bottom wall of the tank. 17. A method comprising: immersing a data storage device within a dielectric liquid, the data storage device including a body with a textured external surface; operating the data storage device while immersed in the dielectric liquid; and heating the dielectric liquid to a boiling temperature at a point adjacent to the textured external surface; wherein the textured external surface is configured to resist coalescence of bubbles. 18. The method of claim 17 , wherein the heating of the dielectric liquid includes heating the dielectric liquid via an integrated circuit positioned on the data storage devices. 19. The method of claim 17 , wherein the point adjacent to the textured external surface is positioned between a circuit board and the textured external surface of the body of the data storage device.

Assignees

Inventors

Classifications

  • by fluid cooling · CPC title

  • Cooling arrangements using cooling fluid · CPC title

  • G11B33/144Primary

    by detection, control, regulation of the temperature · CPC title

  • G06F1/20Primary

    Cooling means · CPC title

  • with special features, e.g. for use in industrial environments; grounding or shielding against radio frequency interference [RFI] or electromagnetical interference [EMI] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11074943B2 cover?
A base deck for a data storage device includes a body. The body includes a bottom wall and sidewalls that create an internal cavity. The bottom wall includes a textured external surface opposite the internal cavity. The base deck can be coupled to a cover to seal the internal cavity.
Who is the assignee on this patent?
Seagate Technology Llc
What technology area does this patent fall under?
Primary CPC classification G11B33/144. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jul 27 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).