Adaptive flushing using bit planes

US11072178B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-11072178-B1
Application numberUS-202016800842-A
CountryUS
Kind codeB1
Filing dateFeb 25, 2020
Priority dateFeb 25, 2020
Publication dateJul 27, 2021
Grant dateJul 27, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Systems, methods, software for adaptive flushing. In one embodiment, an adaptive flushing system obtains bit plane data from a plurality of bit planes, and arranges the bit plane data into one or more pixel blocks. For a pixel block, the adaptive flushing system identifies a flush record for the pixel block that indicates a flush eligibility status for each of the pixels in the pixel block, and updates the flush record to indicate the flush eligibility status as flush-ineligible for each of the pixels in the pixel block having a jetting symbol specified in the bit planes. The adaptive flushing system selects a candidate pixel(s) from the pixel block as a candidate for flushing, and modifies the bit plane data in one or more of the bit planes to include a flush symbol at the candidate pixel when the candidate pixel has a flush eligibility status that is flush eligible.

First claim

Opening claim text (preview).

What is claimed is: 1. An adaptive flushing system, comprising: at least one processor; and a memory including computer program code executable by the processor to cause the adaptive flushing system to: obtain bit plane data from a plurality of bit planes that in combination define pixel values for an array of pixels, wherein the bit plane data comprises bits from each of the bit planes for a row of the pixels; arrange the bit plane data into one or more pixel blocks; for each pixel block of the pixel blocks: identify a flush record for the pixel block that indicates a flush eligibility status for each of the pixels in the pixel block; update the flush record to indicate the flush eligibility status as flush-ineligible for each of the pixels in the pixel block having a jetting symbol specified in the bit planes; select at least one candidate pixel from the pixel block as a candidate for flushing; and modify the bit plane data in at least one of the bit planes to include a flush symbol at the candidate pixel when the candidate pixel has a flush eligibility status that is flush eligible; and output the bit plane data for the bit planes. 2. The adaptive flushing system of claim 1 wherein the processor further causes the adaptive flushing system to: reset the flush eligibility status in the flush record for the candidate pixel to indicate flush-eligible. 3. The adaptive flushing system of claim 2 , wherein the processor further causes the adaptive flushing system to: process the bit plane data from each of the bit planes for a next row of the pixels using the flush record as updated and reset. 4. The adaptive flushing system of claim 2 , wherein: the flush record comprises a set of flush eligibility bits, wherein a first bit value in the set of flush eligibility bits indicates a flush eligibility status of flush-ineligible, and a second bit value in the set of flushing eligibility bits indicates a flush eligibility status of flush-eligible; the bit planes include a first bit plane having a first set of bits for the pixel block, and a second bit plane having a second set of bits for the pixel block, wherein the first bit value in the first set of bits and the second set of bits indicates a jetting symbol, and the second bit value in the first set of bits and the second set of bits does not indicate a jetting symbol; and to update the flush record, the processor further causes the adaptive flushing system to perform a bitwise OR operation on the first set of bits, the second set of bits, and the set of flush eligibility bits to generate an updated set of flush eligibility bits for the flush record. 5. The adaptive flushing system of claim 4 , wherein to select at least one candidate pixel from the pixel block as a candidate for flushing, the processor further causes the adaptive flushing system to: store a circular array of bit masks; and select one of the bit masks to apply to the pixel block for the row of the pixels, wherein bit values of the selected one of the bit masks indicate the at least one of the candidate pixels for flushing. 6. The adaptive flushing system of claim 5 , wherein: the circular array includes V rows of the bit masks having W bits each; each of the W bits in the bit masks has a bit value of “1” every V row; and the circular array of bit masks repeats vertically and horizontally every V rows of pixels. 7. The adaptive flushing system of claim 5 , wherein the processor further causes the adaptive flushing system to: perform at least one of: a masked bitwise OR operation using the selected one of the bit masks on an inverse of the updated set of flush eligibility bits and the first set of bits from the first bit plane to modify the first set of bits; and a masked bitwise OR operation using the selected one of the bit masks on an inverse of the updated set of flush eligibility bits and the second set of bits from the second bit plane to modify the second set of bits. 8. The adaptive flushing system of claim 7 , wherein the processor further causes the adaptive flushing system to: perform a bitwise AND operation on an inverse of the selected one of the bit masks and the updated set of flush eligibility bits to reset the flush eligibility status in the flush record for the candidate pixel. 9. An image forming apparatus comprising: the adaptive flushing system of claim 1 . 10. A method of adaptive flushing, the method comprising: obtaining bit plane data from a plurality of bit planes that in combination define pixel values for an array of pixels, wherein the bit plane data comprises bits from each of the bit planes for a row of the pixels; arranging the bit plane data into one or more pixel blocks; for each pixel block of the pixel blocks: identifying a flush record for the pixel block that indicates a flush eligibility status for each of the pixels in the pixel block; updating the flush record to indicate the flush eligibility status as flush-ineligible for each of the pixels in the pixel block having a jetting symbol specified in the bit planes; selecting at least one candidate pixel from the pixel block as a candidate for flushing; and modifying the bit plane data in at least one of the bit planes to include a flush symbol at the candidate pixel when the candidate pixel has a flush eligibility status that is flush eligible; and outputting the bit plane data for the bit planes. 11. The method of claim 10 further comprising: resetting the flush eligibility status in the flush record for the candidate pixel to indicate flush-eligible. 12. The method of claim 11 , wherein: the flush record comprises a set of flush eligibility bits, wherein a first bit value in the set of flush eligibility bits indicates a flush eligibility status of flush-ineligible, and a second bit value in the set of flushing eligibility bits indicates a flush eligibility status of flush-eligible; the bit planes include a first bit plane having a first set of bits for the pixel block, and a second bit plane having a second set of bits for the pixel block, wherein the first bit value in the first set of bits and the second set of bits indicates a jetting symbol, and the second bit value in the first set of bits and the second set of bits does not indicate a jetting symbol; and updating the flush record comprises performing a bitwise OR operation on the first set of bits, the second set of bits, and the set of flush eligibility bits to generate an updated set of flush eligibility bits for the flush record. 13. The method of claim 12 , wherein selecting at least one candidate pixel from the pixel block as a candidate for flushing comprises: storing a circular array of bit masks; and selecting one of the bit masks to apply to the pixel block for the row of the pixels, wherein bit values of the selected one of the bit masks indicate the at least one of the candidate pixels for flushing. 14. The method of claim 13 , wherein modifying the bit plane data in at least one of the bit planes comprises: performing at least one of: a masked bitwise OR operation using the selected one of the bit masks on an inverse of the updated set of flush eligibility bits and the first set of bits from the first bit plane to modify the first set of bits; and a masked bitwise OR operation using the selected one of the bit masks on an inverse of the updated set of flush eligibility bits and the second set of bits from the second bit plane to modify the second set of bits. 15. The method of claim 14 , wherein resetting the flush eligibility status in the flush record for the candidate pixel co

Assignees

Inventors

Classifications

  • Cleaning process logic, e.g. for determining type or order of cleaning processes · CPC title

  • by applying pressure only · CPC title

  • for paper-width or non-reciprocating print heads · CPC title

  • Cleaning means pushed or actuated by print head movement · CPC title

  • Cleaning of only nozzles or print head parts being selected · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11072178B1 cover?
Systems, methods, software for adaptive flushing. In one embodiment, an adaptive flushing system obtains bit plane data from a plurality of bit planes, and arranges the bit plane data into one or more pixel blocks. For a pixel block, the adaptive flushing system identifies a flush record for the pixel block that indicates a flush eligibility status for each of the pixels in the pixel block, and…
Who is the assignee on this patent?
Kailey Walter F, Ward David, Ricoh Co Ltd
What technology area does this patent fall under?
Primary CPC classification B41J2/16526. Mapped technology areas include Operations & Transport.
When was this patent published?
Publication date Tue Jul 27 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).