Memory performance evaluation using address mapping information
US-2024394164-A1 · Nov 28, 2024 · US
US11070403B1 · US · B1
| Field | Value |
|---|---|
| Publication number | US-11070403-B1 |
| Application number | US-202016944986-A |
| Country | US |
| Kind code | B1 |
| Filing date | Jul 31, 2020 |
| Priority date | Apr 14, 2020 |
| Publication date | Jul 20, 2021 |
| Grant date | Jul 20, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The invention introduces a non-transitory computer program product for adjusting equalization when executed by a processing unit of a storage device. The non-transitory computer program product includes program code to: repeatedly adjust a parameter of an equalizer after a symbol decoding error is detected until an adjustment failure is detected or successive waveforms output from the equalizer belong to an eye open state.
Opening claim text (preview).
What is claimed is: 1. A non-transitory computer program product for adjusting equalization when executed by a processing unit of a storage device, the non-transitory computer program product comprising program code to: repeatedly adjust a parameter of an equalizer after a symbol decoding error is detected until an adjustment failure is detected or successive waveforms output from the equalizer belong to an eye open state; and repeatedly transmit a filler to a media access control (MAC) layer to replace a decoding result output from a symbol decoder after detecting the symbol decoding failure until the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 2. The non-transitory computer program product of claim 1 , comprising program code to: recognize the symbol decoding failure by examining the content of a register of an interrupt generator after detecting an interrupt. 3. The non-transitory computer program product of claim 1 , comprising program code to: activate an eye-diagram analyzer to adjust the parameter of the equalizer according to magnitudes corresponding to an eye-diagram, which are generated by the eye-diagram analyzer, after detecting the symbol decoding error until the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 4. The non-transitory computer program product of claim 3 , comprising program code to: deactivate the eye-diagram analyzer after the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 5. The non-transitory computer program product of claim 1 , comprising program code to: output the decoding result output from the symbol decoder to the MAC layer to replace the filler after the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 6. The non-transitory computer program product of claim 1 , wherein it is determined that the adjustment has failed when successive waveforms output from the equalizer haven't belonged to the eye open state after a predetermined time period. 7. The non-transitory computer program product of claim 1 , wherein it is determined that the adjustment has failed when successive waveforms output from the equalizer haven't belonged to the eye open state after all candidate-value combinations of parameters have been set to the equalizer. 8. The non-transitory computer program product of claim 1 , wherein the symbol decoding failure represents that data output from the equalizer cannot be converted into a valid code. 9. A method for adjusting equalization, performed by a processing unit of a storage device when loading and executing program code, comprising: repeatedly adjusting a parameter of an equalizer after a symbol decoding error is detected until an adjustment failure is detected or successive waveforms output from the equalizer belong to an eye open state; repeatedly transmitting a filler to a media access control (MAC) layer to replace a decoding result output from a symbol decoder after detecting the symbol decoding failure until the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 10. The method of claim 9 , comprising: activating an eye-diagram analyzer to adjust the parameter of the equalizer according to magnitudes corresponding to an eye-diagram, which are generated by the eye-diagram analyzer, after detecting the symbol decoding error until the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 11. The method of claim 10 , comprising: deactivating the eye-diagram analyzer after the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 12. An apparatus for adjusting equalization, comprising: an equalizer; a symbol decoder, coupled to the equalizer, arranged operably to receive host data; a processing unit, coupled to the equalizer and the symbol decoder, arranged operably to repeatedly adjust a parameter of the equalizer after a symbol decoding error is detected until an adjustment failure is detected or successive waveforms output from the equalizer belong to an eye open state; a filler generator; a media access control (MAC) layer, coupled to the processing unit; and a multiplexer (MUX), comprising an input terminal coupled to the symbol decoder and the filler generator, and an output terminal coupled to the MAC layer, wherein the processing unit is arranged operably to control the MUX to connect the filler generator to the MAC layer for repeatedly transmitting a filler to the MAC layer to replace a decoding result output from the symbol decoder after detecting the symbol decoding failure until the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 13. The apparatus of claim 12 , comprising: an interrupt generator coupled to the symbol decoder and the processing unit, comprising a register, wherein the processing unit is arranged operably to recognize the symbol decoding failure by examining the content of the register of the interrupt generator after detecting an interrupt from the interrupt generator. 14. The apparatus of claim 12 , comprising: an eye-diagram analyzer, coupled to the equalizer and the processing unit, wherein the processing unit is arranged operably to activate the eye-diagram analyzer to adjust the parameter of the equalizer according to magnitudes corresponding to an eye-diagram, which are generated by the eye-diagram analyzer, after detecting the symbol decoding error until the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 15. The apparatus of claim 14 , wherein the processing unit is arranged operably to deactivate the eye-diagram analyzer after the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 16. The apparatus of claim 12 , wherein the processing unit is arranged operably to control the MUX to connect the symbol decoder to the MAC layer for outputting the decoding result output from the symbol decoder to the MAC layer to replace the filler after the adjustment failure is detected or successive waveforms output from the equalizer belong to the eye open state. 17. The apparatus of claim 12 , wherein the processing unit is arranged operably to determine that the adjustment has failed when successive waveforms output from the equalizer haven't belonged to the eye open state after a predetermined time period, or all candidate-value combinations of parameters have been set to the equalizer. 18. The apparatus of claim 12 , comprising: a data cache; a control circuit, coupled to the data cache; and a multiplexer (MUX), comprising an input terminal coupled to the control circuit and a receiver, and an output terminal coupled to the equalizer, wherein the processing unit is arranged operably to control the MUX to connect the control circuit to the equalizer and drive the control circuit to re-feed buffered host data to the equalizer, which is received after the symbol decoding failure, after successive waveforms output from the equalizer belong to the eye open state.
in block erasable memory, e.g. flash memory · CPC title
to protect a block of data words, e.g. CRC or checksum (G06F11/1076 takes precedence; security arrangements for protecting computers or computer systems against unauthorized activity G06F21/00) · CPC title
Arrangements for coupling to multiple lines, e.g. for differential transmission · CPC title
Line equalisers; line build-out devices · CPC title
with a recursive structure (H04L25/03127 takes precedence) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.