Push-pull output driver and operational amplifier using same

US11070181B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11070181-B2
Application numberUS-201916432536-A
CountryUS
Kind codeB2
Filing dateJun 5, 2019
Priority dateNov 20, 2018
Publication dateJul 20, 2021
Grant dateJul 20, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A voltage driver circuit for an output stage of an operational amplifier, or other circuits, includes a level shifter and an output driver including a source follower and a common source amplifier in a push-pull configuration. The level shifter generates a node voltage as a function of an input voltage on the input node. The output driver including a first transistor having a control terminal receiving the node voltage, and connected between a supply voltage and an output node, and a second transistor having a control terminal receiving the input voltage from the input node, and connected between the output node and a reference voltage, wherein the first and second transistors have a common conductivity type.

First claim

Opening claim text (preview).

What is claimed is: 1. A voltage driver circuit, comprising: a level shifter having an input node, which generates a node voltage as a function of an input voltage on the input node; and an output driver including a first transistor having a control terminal receiving the node voltage, and connected between a supply voltage and an output node, and a second transistor having a control terminal receiving the input voltage from the input node, and connected between the output node and a reference voltage, wherein the first and second transistors have a common conductivity type; wherein the level shifter includes a bias current source and a third transistor connected in series between the supply voltage and the reference voltage, the third transistor having a control terminal receiving the input voltage from the input node. 2. The circuit of claim 1 , wherein the first and second transistors are field effect transistors. 3. The circuit of claim 1 , wherein the first transistor is configured as a source follower, and the second transistor is configured as a common source amplifier. 4. The circuit of claim 1 , wherein the third transistor has a current carrying node at which the node voltage is generated. 5. The circuit of claim 1 , wherein the first, second and third transistors are field effect transistors. 6. The circuit of claim 1 , wherein the first transistor is configured as a source follower, and the second transistor is configured in current mirror configuration with the third transistor. 7. The circuit of claim 1 , wherein the bias current source comprises a fourth transistor in series between the supply voltage and the third transistor, having a conductivity type different than the third transistor. 8. The circuit of claim 1 , wherein the first and second transistors are bipolar transistors. 9. The circuit of claim 1 , wherein the first and second transistors are bipolar transistors; and the first transistor is configured as an emitter follower, and the second transistor is configured in current mirror configuration with the third transistor. 10. An operational amplifier circuit, comprising: an input stage having first and second inputs, which generates a first node voltage at a first circuit node as a function of voltages on the first and second inputs; a level shifter connected to the first circuit node, which generates a second node voltage on a second circuit node as a function of the first node voltage; and an output driver including a first transistor having a control terminal receiving the second node voltage, and connected between a supply voltage and an output node, and a second transistor having a control terminal receiving the first node voltage from the first circuit node, and connected between the output node and a reference voltage, wherein the first and second transistors have a common conductivity type; wherein the level shifter includes a bias current source and a third transistor connected in series between the supply voltage and the reference voltage, the third transistor having a control terminal receiving the first node voltage from the first circuit node. 11. The circuit of claim 10 , wherein the first and second transistors are field effect transistors. 12. The circuit of claim 10 , wherein the first transistor is configured as a source follower, and the second transistor is configured as a common source amplifier. 13. The circuit of claim 10 , wherein the bias current source comprises a fourth transistor in series between the supply voltage and the third transistor, having a conductivity type different than the third transistor. 14. The circuit of claim 10 , wherein the third transistor has a current carrying node connected to the second circuit node, and to the bias current source. 15. The circuit of claim 10 , wherein the first transistor is configured as a source follower, and the second transistor is configured in current mirror configuration with the third transistor. 16. The circuit of claim 10 , wherein the first and second transistors are bipolar transistors; and the first transistor is configured as an emitter follower, and the second transistor is configured in current mirror configuration with the third transistor. 17. The circuit of claim 10 , wherein the input stage comprises a differential amplifier. 18. An operational amplifier circuit, comprising: a differential amplifier having first and second inputs, which generates a first node voltage at a first circuit node as a function of voltages on the first and second inputs; a level shifter connected to the first circuit node, includes a bias current source and a third transistor connected in series between a supply voltage and a reference voltage, the third transistor having a gate receiving the first node voltage from the first circuit node and a drain at which a second node voltage is generated; and an output driver including a first transistor having a gate receiving the second node voltage, and connected between the supply voltage and an output node, and a second transistor having a gate receiving the first node voltage from the first circuit node, and connected between the output node and the reference voltage, wherein the first and second transistors have a common conductivity type, wherein the first transistor is configured as a source follower, and the second transistor is configured as a common source amplifier.

Assignees

Inventors

Classifications

  • Single-ended push-pull {[SEPP]} amplifiers {(single-ended sense amplifiers G11C7/067)}; Phase-splitters therefor · CPC title

  • Mirror types · CPC title

  • in differential amplifiers with FET transistors as the active amplifying circuit (H03F3/4578 takes precedence) · CPC title

  • Mirror types · CPC title

  • in differential amplifiers with bipolar transistors as the active amplifying circuit (H03F3/4578 takes precedence) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11070181B2 cover?
A voltage driver circuit for an output stage of an operational amplifier, or other circuits, includes a level shifter and an output driver including a source follower and a common source amplifier in a push-pull configuration. The level shifter generates a node voltage as a function of an input voltage on the input node. The output driver including a first transistor having a control terminal r…
Who is the assignee on this patent?
Macronix Int Co Ltd
What technology area does this patent fall under?
Primary CPC classification H03F3/45632. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 20 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).