Terminal apparatus, base station apparatus, and communication method
US-2020169351-A1 · May 28, 2020 · US
Method and apparatus for rate matching interleaving for polar codes
US11057154B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11057154-B2 |
| Application number | US-201816638527-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 10, 2018 |
| Priority date | Aug 15, 2017 |
| Publication date | Jul 6, 2021 |
| Grant date | Jul 6, 2021 |
How to read this patent
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
- Title
What the patent document calls the invention.
- Abstract
A short plain-language summary of the technical disclosure.
- Assignees and inventors
Who owns or filed the patent and who is credited as inventor.
- Key dates
Filing, priority, publication, and grant dates set the timeline.
- First independent claim
The legal scope of protection — read this for what is actually claimed.
- CPC / IPC classifications
Technology tags used to group this patent with similar filings.
- Citations and related patents
Prior art links and similar publications in this corpus.
Abstract
Official abstract text for this publication.
A method and an apparatus for rate matching interleaving for polar codes are provided. The method includes: obtaining a first codeword bit sequence; dividing the first codeword bit sequence to obtain one or more segments; performing intra-segment and/or inter-segment interleaving on the one or more segments to generate an interleaved bit sequence.
First claim
Opening claim text (preview).
What is claimed is: 1. A terminal comprising: a processor configured to perform rate matching for polar codes on a coded bit sequence, wherein the processor is configured to divide the coded bit sequence to obtain a plurality of segments and the number of bits included in each segment is an integral power of 2, and to perform intra-segment interleaving on the plurality of segments, wherein an interleaving order for at least one of the plurality of segments is different from interleaving orders for other segments of the plurality of segments; and a transmitter configured to transmit the rate matched coded bit sequence, wherein the number of bits included in at least one of the plurality of segments is different from the number of bits included in other segments of the plurality of segments. 2. A base station comprising: a processor configured to perform rate matching for polar codes on a coded bit sequence, wherein the processor is configured to divide the coded bit sequence to obtain a plurality of segments and the number of bits included in each segment is an integral power of 2, and to perform intra-segment interleaving on the plurality of segments, wherein an interleaving order for at least one of the plurality of segments is different from interleaving orders for other segments of the plurality of segments; and a transmitter configured to transmit the rate matched coded bit sequence, wherein the number of bits included in at least one of the plurality of segments is different from the number of bits included in other segments of the plurality of segments. 3. A method performed by a terminal, the method comprising: performing rate matching for polar codes on a coded bit sequence, wherein the performing rate matching for polar codes on a coded bit sequence comprises: dividing the coded bit sequence to obtain a plurality of segments and the number of bits included in each segment is an integral power of 2, and performing intra-segment interleaving on the plurality of segments, wherein an interleaving order for at least one of the plurality of segments is different from interleaving orders for other segments of the plurality of segments; and transmitting the rate matched coded bit sequence, wherein the number of bits included in at least one of the plurality of segments is different from the number of bits included in other segments of the plurality of segments. 4. A system comprising a terminal and a base station, wherein: the terminal comprises: a first processor configured to perform rate matching for polar codes on a first coded bit sequence, wherein the first processor is configured to divide the first coded bit sequence to obtain a plurality of segments and the number of bits included in each segment is an integral power of 2, and to perform intra-segment interleaving on the plurality of segments, wherein an interleaving order for at least one of the plurality of segments is different from interleaving orders for other segments of the plurality of segments; and a first transmitter configured to transmit the rate matched first coded bit sequence, wherein the number of bits included in at least one of the plurality of segments divided by the first processor is different from the number of bits included in other segments of the plurality of segments divided by the first processor; and the base station comprises: a second processor configured to perform rate matching for polar codes on a second coded bit sequence, wherein the second processor is configured to divide the second coded bit sequence to obtain a plurality of segments and the number of bits included in each segment is an integral power of 2, and to perform intra-segment interleaving on the plurality of segments, wherein an interleaving order for at least one of the plurality of segments is different from interleaving orders for other segments of the plurality of segments; and a second transmitter configured to transmit the rate matched second coded bit sequence, wherein the number of bits included in at least one of the plurality of segments divided by the second processor is different from the number of bits included in other segments of the plurality of segments divided by the second processor.
Assignees
Inventors
Classifications
Block codes (H04L1/0061, H04L1/0064 take precedence) · CPC title
Arrangements for detecting or preventing errors in the information received {(correcting synchronisation H04L7/00)} · CPC title
- H04L1/0071Primary
Use of interleaving (interleaving per se H03M13/27) · CPC title
- H03M13/13Primary
Linear codes · CPC title
Adaptive formatting arrangements particular to signalling, e.g. variable amount of bits · CPC title
Patent family
Related publications grouped by family.
External sources
Frequently asked questions
Answers are generated from the same data shown on this page.
- What does patent US11057154B2 cover?
- A method and an apparatus for rate matching interleaving for polar codes are provided. The method includes: obtaining a first codeword bit sequence; dividing the first codeword bit sequence to obtain one or more segments; performing intra-segment and/or inter-segment interleaving on the one or more segments to generate an interleaved bit sequence.
- Who is the assignee on this patent?
- Ntt Docomo Inc
- What technology area does this patent fall under?
- Primary CPC classification H04L1/0071. Mapped technology areas include Electricity.
- When was this patent published?
- Publication date Tue Jul 06 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
- What related patents are in patentsdb?
- We list 5 related publications on this page (citations in our corpus or others sharing the same primary CPC).